University of Arkansas, Fayetteville ScholarWorks@UARK

Graduate Theses and Dissertations

8-2023

# A Real-Time ANPC Inverter Digital Twin with Integrated Design-For-Trust

Paulo Vitor Do Amaral Custodio University of Arkansas, Fayetteville

Follow this and additional works at: https://scholarworks.uark.edu/etd

Part of the Electrical and Computer Engineering Commons

#### Citation

Do Amaral Custodio, P. V. (2023). A Real-Time ANPC Inverter Digital Twin with Integrated Design-For-Trust. *Graduate Theses and Dissertations* Retrieved from https://scholarworks.uark.edu/etd/5035

This Thesis is brought to you for free and open access by ScholarWorks@UARK. It has been accepted for inclusion in Graduate Theses and Dissertations by an authorized administrator of ScholarWorks@UARK. For more information, please contact scholar@uark.edu, uarepos@uark.edu.

A Real-Time ANPC Inverter Digital Twin with Integrated Design-For-Trust

A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering

by

Paulo Vitor do Amaral Custodio State University of Londrina Bachelor of Science in Electrical Engineering, 2015

> August 2023 University of Arkansas

This thesis is approved for recommendation to the Graduate Council.

H. Alan Mantooth, Ph.D. Committee Member

Roy A. McCann, Ph.D. Committee Member Chis Farnell, Ph.D. Committee Member

### ABSTRACT

The demand for renewable energy has increased over the last few years, and so has the demand for greater expectations within the energy market. This increasing trend has been accompanied by more significant usage of internet-connected devices (IoT), leading to critical electrical infrastructure being connected to the internet. Implementing internet connectivity with such devices and systems provides benefits such as improving the system's performance, facilitating irregularity and anomaly mitigation, and providing additional situational awareness for enhanced decision-making. However, enhancing the connected system with IoT introduces a drawback – a greater vulnerability to cyber-attacks.

Cyber-attacks targeting critical infrastructure in the electrical sector have occurred in the United States and Ukraine. These cyber-attacks highlight and expose vulnerabilities that a system inherits when connecting to the internet. These attacks left thousands of customers without electricity for hours until operators could regain control of the electric utility grid.

Therefore, to address the vulnerabilities of an internet-connected power electronic device, this work focused on the hardware layer of the system. Implementing a cyber-control system inside the hardware layer can significantly reduce the possibility of an attacker patching malicious controller firmware into a photovoltaic grid-connected inverter, thus mitigating the likelihood that the inverter becomes inactive a cyber-attack scenario. With this mitigation technique, if a cyberattack is successful and an attacker gains control of the network, a cyber-defense technique is in place to mitigate the impact of the cyber-attack.

This additional protection layer was developed based on an innovative concept known as Digital Twin (DT). A DT, in this case, replicates an Active-Neutral Point Clamped (ANPC) inverter and was designed using a hardware language known as VHDL (Very High-Speed Integrated Circuit Hardware Description Language) and applied to Field-Programmable-Gate-Array (FPGA). The DT is embedded within the FPGA and contained in a controller board, the UCB (Unified Controller Board), developed by the University of Arkansas electrical engineering team. This UCB also contains two Digital Signal Processors (DSPs) responsible for generating associated signals to control an authentic physical inverter. These DSP signals are received and processed by the FPGA that implements the DT of an ANPC; in other words, it simulates in realtime the expected output of an actual ANPC inverter using the signals from the DSP.

When a new firmware is ready to be patched, the DT provides output signals simulating behavior that a real ANPC inverter would generate with the new firmware. The new firmware is tested to check if it meets all the operational requirements established using a Design-For-Trust technique (DFTr). If the new firmware fails in at least one of the DFT tests, it is considered malicious and must be rejected.

This work is divided into sections, such as Background, which explains the pieces that were used and the strategy behind this work; Process and Procedure, which explains the methodology that was adopted to prove the reliability and effectiveness of this work; Results and Discussion, where the simulations and results are described and explained; followed by Conclusion and Future work section, which concludes this work and adds possible future projects to continue this work further. ©2023 by Paulo Vitor do Amaral Custodio All Rights Reserved

#### ACKNOWLEDGEMENTS

First, I would like to thank God for giving me good health, courage, wisdom, and perseverance to follow my dreams and to be able to pursue my master's degree. Second, I want to thank my family for their support and guidance and for always believing in myself and pushing me forward. I would also like to thank my wife, Ana Paula Garcia, who always stood by my side and gave me all the support I needed. I am also very grateful for the opportunity to work with Dr. H. Alan Mantooth, Dr. Chris Farnell, and Dr. Le-Vasicek. Without them, this project would not exist, and the knowledge and the experiences they provided to me during this time we worked together are unforgettable and priceless. Lastly, I would like to especially thank Brady McBride and Justin Jackson for all their support and knowledge during the creation of this work, their help and partnership made my master's degree journey much lighter and exciting.

CHAPTER 1	1
INTRODUCTION	1
CHAPTER 2	
BACKGROUND	
2.1 Cyber-Attacks	
2.2 Photovoltaic Systems	6
2.3 ANPC INVERTER	7
2.4 MODULATION	
2.4.1 Modulation: 3-level ANPC Inverter	
2.5 CONTROLLER BOARD AND ARCHITECTURE	17
2.5.1 Field-Programmable-Gate-Array (FPGA)	
2.5.2 Digital Signal Processor (DSP)	
2.5.3 Serial Peripheral Interface Flash Memory (SPI Flash)	
2.5.3.1 Flash Memory	
2.5.3.2 SPI Protocol	
2.6 DIGITAL TWIN	
2.7 Design-For-Trust	
2.7.1 Short-Circuit	
2.7.2 Deadtime	
2.7.3 Fundamental Frequency	
2.7.4 Fast Frequency	

# TABLE OF CONTENTS

2.7.5 Watchdog (Timer)	. 36
CHAPTER 3	. 37
METHODOLOGY	. 37
3.1 PROCESSES	. 38
3.1.1 EXTERNAL PROCESSES	. 38
3.1.2 INTERNAL PROCESSES	. 48
CHAPTER 4	. 60
RESULTS AND DISCUSSION	. 60
4.1 Standard Firmware (Non-malicious)	. 60
4.2 Short-circuit corrupted Firmware (Malicious)	. 63
4.3 FIRMWARE WITH MISSING DEADTIME (MALICIOUS)	. 65
4.4 FIRMWARE WITH A FUNDAMENTAL FREQUENCY DIFFERENT THAN 60Hz (MALICIOUS)	. 67
4.5 FAST FREQUENCY NOT MATCHING 42 KHZ FIRMWARE (MALICIOUS)	. 69
4.6 Stall state firmware (Malicious)	. 72
4.7 Cost Analysis	. 74
CHAPTER 5	. 77
CONCLUSIONS AND FUTURE WORK	. 77
REFERENCES	. 79
APPENDICES	. 84
APPENDIX A: VHDL CODE	. 84
A-1: Top file	. 84

A-2: Firmware Validation	142
A-3: Short-circuit	211
A-4: Deadtime	223
A-5: Fast Frequency	235
A-6: Fundamental Frequency	246
A-7: Watchdog	258
A-8: Emulation (Digital Twin)	266

# LIST OF FIGURES

Fig. 1 Cyber-physical layer representation [2].	5
Fig. 2. Solar Power Plant [10]	б
Fig. 3. Typical representation of a 3-level ANPC inverter hardware	7
Fig. 4. Inverters: (a) NPC; (b) ANPC	8
Fig. 5. Three-level ANPC inverter topology	9
Fig. 6. Pulse Width Modulation [16]1	1
Fig. 7. SPWM generation principle1	1
Fig. 8. Ideal PWM inverter output voltage [17]12	2
Fig. 9. Gate signals for modulation type II [12]12	3
Fig. 10. Phase leg of a three-level ANPC inverter topology [2]	4
Fig. 11. Switching states: (a) P state, (b) O+ state, (c) O- state, (d) N state 1:	5
Fig. 12. Inverter voltage output waveforms [12] 10	б
Fig. 13. Filtered Inverter Voltage Output	б
Fig. 14. Block diagram of UCB architecture showing significant components [2]	8
Fig. 15. UCB with auxiliary daughter boards installed [2]19	9
Fig. 16. Internal architecture of a typical FPGA [18]	1
Fig. 17. DSP Block diagram	3
Fig. 18. SPI Connection [21]	б
Fig. 19. MT25Q128ABA [23]	7
Fig. 20. SPI Flash reading procedure [23]	8
Fig. 21. Hardware Architecture (DSP1 as active)	1
Fig. 22. DSP2 as active	2

Fig. 23. Short Circuit scenario [2]	
Fig. 24. Dead Time	
Fig. 25. LabVIEW interface	
Fig. 26. CCS IDE	
Fig. 27. Example of a Hex File (firmware)	
Fig. 28. USB cable connection	
Fig. 29. LabVIEW project	
Fig. 30. Loading Firmware	44
Fig. 31. Hot-Patch Ready	
Fig. 32. Generate Digital Twin output.	
Fig. 33. Possible errors	47
Fig. 34. Backup FW: Drop-down menu	
Fig. 35. Asynchronous Hot-Patch [4]	56
Fig. 36. Synchronous Hot-Patch [4]	56
Fig. 37. DSP Standard Firmware	61
Fig. 38. Three-Level ANPC Inverter Digital Twin	63
Fig. 39. Channel 0 and 3 on simultaneously	64
Fig. 40. Short-Circuit scenario detected.	65
Fig. 41. DSP firmware without deadtime	66
Fig. 42. Missing deadtime detected.	67
Fig. 43. DSP firmware with a fundamental frequency of 30Hz	68
Fig. 44. Fundamental Frequency different than 60 Hz	69
Fig. 45. DSP firmware with a fast frequency of 42 kHz	71

Fig. 46. Fast Frequency different than 42 kHz	72
Fig. 47. Stall Firmware	73
Fig. 48. Timer Error	73
Fig. 49. MachXO2 Price [32]	74
Fig. 50. DSP controlCard Price [32]	75
Fig. 51. FPGA Intel Altera [23]	75
Fig. 52. FPGA Intel Altera [32]	76

# LIST OF TABLES

Table 1. Switch states modulation type II [12]	, 14
Table 2. Correlation SPI - MT25Q128ABA	. 27
Table 3. Correlation between DSP and FPGA GPIOs	. 40
Table 4. Firmware Register Map	. 49
Table 5. Backup Firmware Register Map	. 50
Table 6. Digital Twin ANPC Output	. 58
Table 7. Digital Twin Registers	. 59
Table 8. Transistor/Channel relation	. 62
Table 9. Fast transistors and channels relationship	. 70

# LIST OF ABBREVIATIONS

AC	Alternative Current
CFM	Configuration Flash Memory
CLBs	Configurable Logic Blocks
DFTr	Design-For-Trust
DNS	Domain Name System
DC	Direct Current
DER	Distributed Energy Resource
DoS	Denial-of-Service
DSP	Digital Signal Processor
DT	Digital Twin
EBR	Embedded Block RAM
FFs	Flip-Flops
FPGA	Field-Programmable-Gate-Array
GUI	Graphic User Interface
IEA	International Energy Agency
IoT	Internet-of-Things
I <sup>2</sup> C	Inter-Integrated Circuit
JTAG	Joint Test Action Group
LUT	Look-up table
MitM	Man-in-the-Middle
MUX	Multiplexer

NERC North American Electric Reliability Corporation

- NVM Non-volatile Memory
- NPC Neutral Point Clamped
- PFUs Programmable Function Units
- PLL Phase Lock Loop
- PV Photovoltaic
- PWM Pulse Width Modulation
- RAM Random Access Memory
- SRAM Static random-access memory
- SPWM Sinusoidal Pulse Width Modulation
- SPI Serial Peripheral Interface
- UART Universal Asynchronous Receiver and Transmitter
- UCB Unified Controller Board
- UI User Interface
- VHDL Very High-Speed Integrated Circuit Hardware Description Language

#### CHAPTER 1

#### INTRODUCTION

Advances in technology have led to significant improvements in computing power while reducing overall device size and increasing availability and speed of communication. These developments have led to a dramatic increase in internet-connected devices, including IoTs. While IoTs offer many benefits, such as increased situational awareness, they also create new vulnerabilities for cyber-attacks to exploit.

In 2015, Ukraine experienced a significant power outage when a cyber-attack resulted in the disconnection of twenty-three 35kV and seven 110kV substations for three hours. The attack was initiated using a phishing technique and resulted in power loss for 225,000 customers. Similarly, in 2016, part of the capital city of Ukraine, Kyiv, was left without electricity for over an hour due to a cyber-attack [1].

In response to these emerging threats, in 2017, the US president signed a bill to increase the cybersecurity of federal networks and critical infrastructure. This order highlighted the risks of "electricity disruption" caused by cyber-attacks. It is essential to address these risks and intensify efforts to improve cybersecurity and protect against cyber-attacks capable of causing significant disruption to critical infrastructure [2].

In addition, according to the International Energy Agency (IEA), the potential to produce energy via renewable technologies, such as wind and solar power, is expected to increase around 60% of the renewable electricity capacity by 2026, making renewables the primary source responsible for almost 95% of this increase, with more than half coming from solar photovoltaic (PV) by itself, consequently becoming "the powerhouse of growth in renewable electricity" [3].

1

Therefore, this work applied the modern idea of utilizing Digital Twin to lessen the vulnerabilities of internet-connected devices in light of the growing need for renewable energy and the rising application of internet-connected devices. As [4] presented a cyber protection system for grid-connected devices using embedded systems, this work proposed an improvement to the hardware layer of the cyber-physical devices - creating a Digital Twin of an ANPC inverter within a custom controller, which was the same controller used in [4].

The controller contains a Field Programmable Gate-Array (FPGA), which emulates a 3level ANPC inverter, instead of a 2-level inverter, as was cited in [4]. Additionally, it has two Digital Signal Processors (DSPs): one is used to control an actual inverter – called "Active DSP"; while the other is used to create a Digital Twin and authenticate a new firmware before patching it – called "Stand By DSP." In this case, the authentication method is called Design-For-Trust (DFTr). The purpose of utilizing this technique is to prevent malicious firmware from being installed or updated inside grid-connected inverters used within solar distributed energy resources (DERs). Such malicious firmware can potentially carry out a cyber-physical attack on the DERs, which can have serious consequences, such as shutting the grid down. DFTr ensures that the firmware installed on these inverters is trustworthy and free of malicious code, thereby reducing the risk of cyber-physical attacks.

### **CHAPTER 2**

#### BACKGROUND

### 2.1 Cyber-Attacks

Cyberattacks usually concentrate on revealing the weaknesses of the communications layer. Cyber attackers connect to the network using a variety of techniques, including phishing, Man-in-the-Middle (MitM) attacks, Denial of Service (DoS), SQL injection, Domain Name System (DNS) tunneling, and more, to obtain access to the communication layer. Attackers that take over the communications section can send the controller malicious commands or software, which could damage the power electronic device [4]. Several cybersecurity techniques are specific to the grid for determining the primary forms of attack vectors and performing risk evaluations. Since the communications layer is the first point of interaction with the system, most cybersecurity techniques concentrate on protecting it. However, new system vulnerabilities are continually being found, raising serious concerns about the grid's dependability [5].

Grid vulnerabilities are a serious threat because they allow cyberattacks to take down the power grid in an entire nation or city, as was the case with Ukraine strikes in 2015 and 2016 [6]. Recently, a ransomware attack shut down pipeline operations on the Colonial Pipeline in the southeast of the United States [7]. Ransomware programs have caused several cyberattacks that shut down physical activities in 2020, as discussed in [7], highlighting the significant need for cybersecurity. Cybersecurity must now be incorporated into the design of power electronics control systems to decrease the electric grid's vulnerability to cyberattacks that target the communication network [4]. If an attacker successfully takes control of the communications layer, they can manipulate the controller, hardware layer, and other layers. Fig. 1 below displays a graphical depiction of these layers.

For example, when malicious firmware is uploaded to the controller, it might force the grid-connected device to shut down or start operating with suboptimal settings. This attack might not shut down the entire grid but a portion of it, similar to what happened during the attacks targeting Ukraine in 2015 and 2016. This work presents a technique for further protecting grid-connected devices that use the Supervisory, Control, and Hardware layers.

This project was designed to address a scenario where an attacker had already taken control of the network. The objective was to enhance the security of the power electronics controller in order to safeguard the grid operation. In case of an attack, a compromised controller would issue a command to shut down the system. The suggested method does not allow unauthorized firmware updates that could compromise the controller board. Moreover, a validated backup firmware replaces the compromised firmware without disrupting the ongoing system control. This technique ensures that the system will not crash during an attack, enhancing its resilience and security.




Fig. 1 Cyber-physical layer representation [2].

2.2 Photovoltaic Systems

The conversion process of light (photons) into electricity (voltage) is known as the photovoltaic effect. This effect gives the field of photovoltaics (often abbreviated as PV) its name. The significance of this effect was first demonstrated in 1954 by researchers at Bell Laboratories, who built a silicon solar cell capable of generating electric current upon exposure to light. Since then, the development of photovoltaic systems has progressed significantly. Due to their increasing economic viability, they are now widely installed and used on a large scale to help power electric grids [8].

In transmission and distribution networks, almost all power is provided as alternating current (AC), while the photovoltaic cells produce Direct Current (DC), the same type of current provided by batteries. To connect solar-power systems to the grid, inverters, and other components, shown in Fig. 2, necessary to connect a solar power plant to the grid, are utilized to convert DC to AC power [9].





Fig. 2. Solar Power Plant [10]

### 2.3 ANPC Inverter

Neutral-point-clamped (NPC), capacitor-clamped, and cascaded H-bridge inverters are just a few examples of inverters commonly used in PV systems [11]. These power converters, known as inverters, take a DC link supply as input. Using Pulse Width Modulation (PWM) signals, it controls its output to generate a three-phase sinusoidal AC with each phase offset by 120 degrees from the other. The whole system is depicted in Fig. 3 as having four sections:

- DC input voltage supply: Representing PV arrays from Fig. 2.
- An inverter: Considering a 3-level ANPC inverter in this case.
- A three-phase filter.



• Three-phase load.

Fig. 3. Typical representation of a 3-level ANPC inverter hardware

The NPC inverter design can handle higher voltage levels using semiconductor components with lower voltage ratings while generating fewer harmonics in its output, and it is appealing for use in high-power applications. The semiconductor devices used in this inverter architecture have a rating of half the input DC bus voltage. Although, the unbalanced loss distribution across its semiconductor components is a drawback of the NPC inverter [12] [11].

Conversely, this drawback is resolved by the ANPC inverter design. Due to the two redundant neutral current pathways in this architecture, semiconductor device losses may be balanced regardless of the load power factor [13], [14]. Additionally, it needs low voltage-rated semiconductor components for high voltage applications, just like the three-level neutral-point clamped inverter structure. As a result, it is a highly appealing option for applications requiring high-power energy conversion [12] [11].

The NPC design (Fig. 4a) involves twelve switches (four for each phase) and six clamping diodes (two for each phase), while the ANPC design uses 18 switches, with six switches for each phase, as Fig. 5 illustrates. With these six transistors, it became possible to manipulate more switches involved in the design, increasing the number of possible modulation strategies that could be used to enhance the ANPC performance, as presented in work [12].




Fig. 4. Inverters: (a) NPC; (b) ANPC




Fig. 5. Three-level ANPC inverter topology

This project is centered on implementing a Digital Twin of an ANPC (Active Neutral Point Clamped) inverter, as this inverter type was incorporated with the controller of a solar farm during testing. In light of the growing significance of photovoltaic energy in the renewable energy sector, three-level inverter topologies have gained prominence over two-level inverters, owing to their distinct advantages, such as lowered switching loss, diminished electromagnetic interference, and reduced harmonic content in the output current waveform. These benefits are characteristic of three-level inverter topologies, setting them apart from their two-level counterparts [12].

### 2.4 Modulation

Pulse-width modulation (PWM) is a crucial component of power electronic converters that was initially proposed to facilitate the production of sinusoidal AC voltage and current by inverters. Despite being suggested over 60 years ago, in 1964, PWM continues to be widely used with the rise of advanced power electronic converters and growing requirements for superior output voltage and current. PWM remains a significant subject of exploration in the realm of power electronics, captivating the curiosity and enthusiasm of researchers and scholars. The ongoing interest in PWM reflects its continued relevance and importance in enabling the efficient and effective use of power electronic converters in a range of applications [15].

The effectiveness and reliability of the inverter can be affected immediately by the switching frequency of the PWM technique. Increasing the switching frequency can lead to a lower distortion rate in the inverter's AC output current, as well as a decrease in the size and capacity of the filter inductor and capacitor. However, increasing the switching frequency also results in higher switching losses and greater performance demands on the switching device [15].

In order to maintain the output voltage of the single-phase inverter at a specific level, it is necessary to apply a control signal that will activate the inverter switches, and a PWM is commonly used for this purpose (Fig. 6). PWM signals have two main variables:

- Duty-Cycle: Also known as "On time," it is the length for which the switch is in operation (On).
- Switching period: sum of the on-time and the off-time duration time.




Fig. 6. Pulse Width Modulation [16]

The PWM generation is frequently based on comparing a low-frequency sine wave signal to a high-frequency carrier signal, which is usually a triangular method known as SPWM (Sinusoidal Pulse-Width Modulation). The fundamental concept behind natural sampling SPWM involves the comparison of a sinusoidal modulating voltage with a high-frequency triangular carrier wave. This comparison generates a rectangular pulse sequence whose width follows the sinusoidal law, as represented by Fig. 7 It is then power amplified and used to drive the inverter, ultimately producing a sinusoidal voltage or current output. [15].




Fig. 7. SPWM generation principle

The voltage output of an unfiltered single-phase inverter is half of the DC input voltage during the on-time. However, the filtered output voltage is limited to a certain percentage of the DC input voltage. As the on-time approaches the maximum limit of 100%, the filtered output voltage increases proportionally. When the on-time is 100%, the filtered output voltage equals 50% of the DC input voltage, equivalent to half of the DC input voltage. The same line of principle is applied to the negative side, generating an output voltage as a sinusoidal waveform, which symbolizes an AC output, by raising and lowering the on-time, as Fig. 8 portrayed.




Fig. 8. Ideal PWM inverter output voltage [17]

#### 2.4.1 Modulation: 3-level ANPC Inverter

A three-level ANPC inverter possesses eighteen transistors, allowing several strategies to improve the inverter's performance using different transistor types or modulation, as proposed in [12]. As this work was put into practice, an authentic ANPC inverter provided by SMA was used. As another group chose the modulation in the same project, modulation type two was selected from [12], where the external switching devices (Q2 and Q3) commutate at the carrier frequency.

In contrast, the inner transistors commutate at the US's fundamental line frequency - 60 Hz – as presented in Fig. 9.




Fig. 9. Gate signals for modulation type II [12]

In order to simplify the explanation of how the ANPC inverter works, Fig. 10 illustrates one phase leg of the inverter. Each transistor can be considered a switch that can be turned on and off, and depending on the state of each switch, the output might change. Considering non-malicious states only, Table 1 represents each transistor's possible output and states, where Vdc is the DC input from the system (Fig. 3), while Fig. 11 illustrates the current path on each of these states.





Fig. 10. Phase leg of a three-level ANPC inverter topology [2]

State	Output	Q1	Q2	Q3	Q4	Q5	Q6
Р	0.5Vdc	1	1	0	0	0	1
O <sup>+</sup>	0	1	0	1	0	0	1
0-	0	0	1	0	1	1	0
N	-0.5Vdc	0	0	1	1	1	0

Table 1. Switch states modulation type II [12]






Fig. 11. Switching states: (a) P state, (b) O+ state, (c) O- state, (d) N state

During the P state, transistors Q1 and Q2 are turned on, allowing the positive half of the DC input voltage to reach the output, generating  $\frac{Vdc}{2}$  Volts on the output Fig. 11(a). Meanwhile, the O+ state, a zero state during the positive cycle, involves turning the transistors Q6 and Q3 On, allowing the zero voltage to reach the output Fig. 11(b). In the next state O-, represented by Fig. 11(c), the transistors Q2 and Q5 are on, allowing the zero voltage to reach the output. Lastly, the N state, illustrated in Fig. 11(d), affects the output when transistors Q3 and Q4 are turned on,

creating a path for the negative half of the DC input to influence the output, generating  $\frac{-Vdc}{2}$  Volts. The inverter's output voltage is shown in Fig. 12, where the on-time fluctuates. This voltage output goes through a filter and gives it a sinusoidal form, as presented in Fig. 13.

This sinusoidal output is produced by fluctuating on time with the constant filter settings. The output voltage increases as the on-time increases and lowers as the on-time decreases. Switch Q6 is set ON in the "P" state to ensure that Q3 and Q4 share the same amount of voltage, while switch Q5 is switched ON in the "N" state to ensure that Q1 and Q2 share the same amount of voltage [13]. Table 1 shows that Q1 and Q6 are linked because they share the same position for each state, and the same applies to Q4 and Q5.




Fig. 12. Inverter voltage output waveforms [12]




Fig. 13. Filtered Inverter Voltage Output

### 2.5 Controller board and architecture

The work described in [4] used a controller called UCB (Unified Controller Board), which contains two DSPs, one FPGA, one Xport gate, four expansion headers, a JTAG interface, IDC expansions, and ADC signal conditioners, as illustrated in Fig. 15. As this work is a continuation of the work developed in [4], so the same controller board was used.

The highlighted components displayed in Fig. 15 played a crucial role in the design of this project. The expansion headers were utilized primarily to establish a connection between the controller and the SMA inverter while providing a pathway to connect other peripheral components to the controller, which will be elaborated on in further detail in this work. The DSPs and FPGA were extensively integrated into the project since it was primarily developed in VHDL and embedded within the FPGA. Communication between these components relied on the Modbus RTU protocol, designed by the University of Arkansas and implemented using VHDL. Additionally, the Serial Communication Interface (SCI) was heavily utilized to facilitate communication between the FPGA and a computer. A picture of the physical board is presented in Fig. 15.

Although not depicted in Fig. 14, the external SPI Flash was another critical component. As the development progressed, the FPGA firmware grew to a point where the internal Flash memory within the FPGA was insufficient to store the FPGA firmware and the DSP firmware, which was initially stored in the same Flash memory. To overcome this issue, an external board with an SPI Flash chip was added as a solution, so the DSP firmware could be stored apart from the FPGA firmware. Micron's Micron Serial NOR Flash Memory was used for this project.




Fig. 14. Block diagram of UCB architecture showing significant components [2]




Fig. 15. UCB with auxiliary daughter boards installed [2]

## 2.5.1 Field-Programmable-Gate-Array (FPGA)

An array of configurable logic gates makes up a Field-Programmable Gate Array (FPGA), which may be programmed internally using either a special Joint Test Action Group (JTAG) or another type of serial/parallel non-volatile memory. Static random-access memory (SRAM), a volatile memory type where, once the board is shut down, the data stored in an FPGA's memory is erased, is widely used in the FPGA architecture, and an external non-volatile memory (EEPROM) is connected to the FPGA in order to configure the data.

The FPGA Architecture allows for the implementation of any design of digital hardware circuit, and it is based on three distinguished elements:

- Configurable Logic Blocks (CLBs): The CLBs are the blue boxes represented in Fig. 16. Each of these blocks consists of a large number of look-up tables (LUTs), multiplexers (MUXs), and Flip-Flops (FFs), as they can be used to implement logic functions.
- Input/Output Blocks (IOBs): Are external connection resources near the FPGA's edge. These programmable blocks carry signals "to" or "from" an FPGA device. IOBs are depicted in Fig. 16 as rectangular boxes bounded by the FPGA.
- Switch Matrix: A configuration of linking wires inside an FPGA that provides low-impedance and low-delay dedicated pathways for the CLBs.

The Lattice MachX02-7000HC FPGA device used in this project can be programmed using the IDE provided by Lattice named "Lattice Diamond." This FPGA includes an embedded clock system providing a frequency not higher than 400MHz, including a Phase Lock Loop (PLL) that provides alternative frequency domains for different designs. It also includes Configuration Flash Memory, or CFM, where the developed firmware is stored, Embedded Block RAM (EBR), a component that can be used to store parameters, was used to store some variable's values, I/O banks, Programmable Function Units (PFUs) that contains 6864 Look-Up-Tables (LUTs) are used in the design and have a voltage core of 2.5-3.3V.




Fig. 16. Internal architecture of a typical FPGA [18]

For external communication, the FPGA can communicate through Inter-Integrated Circuit (I<sup>2</sup>C), Serial Peripheral Interface (SPI), and Universal Asynchronous Receiver and Transmitter (UART) protocols. In this design, the SPI communicated between the FPGA and an external Flash memory to increment the controller's memory capacity. At the same time, the UART was crucial to connect the board with the User Interface (UI) during development and testing. More information about the MachX02 can be found in [19].

### 2.5.2 Digital Signal Processor (DSP)

It is common to employ DSPs in regulating power inverters that transform DC power derived from solar panels or batteries into AC power suitable for utilization in electrical systems. DSPs can be used to execute complicated control algorithms that govern inverter voltage, frequency, and power production and monitor and fix problems. For this project, DSPs were utilized to generate the PWM signals.

PWM is a crucial feature of DSPs in inverter management. PWM is a method for controlling an inverter's output voltage by changing the width of its output pulses, in this case, to control the ANPC inverter output. The average voltage can be changed over time by changing the pulse width, providing precise output voltage control. The PWM impulses can be generated in real-time using DSP, allowing for fast and precise changes to working circumstances.

The PWM was generated based on the previously explained method of natural sampling SPWM, which compares a triangle carrier wave, and a sinusoidal modulating voltage with a fundamental frequency, ensuring the carrier has a much higher frequency than the fundamental. Then, a rectangular pulse sequence that varies its width is produced, and the pulse sequence drives the inverter to provide a sinusoidal voltage or current output, as presented in Fig. 7.

The two DSP cards utilized within the controller, model Delfino F28335, manufactured by Texas Instruments, use Code Composer Studio (CCS) as an interface to communicate and control the devices. This DSP was chosen due to its capabilities. As a C2000 real-time microcontroller, it was designed to increase closed-loop performance and was specifically manufactured for use in real-time control applications, such as solar inverters [20]. Fig. 17 represents the F28335 schematic.

22




Fig. 17. DSP Block diagram

2.5.3 Serial Peripheral Interface Flash Memory (SPI Flash)

### 2.5.3.1 Flash Memory

One of the main differences between a volatile memory, like Random Access Memory (RAM), and a non-volatile memory (NVM) is that in a volatile memory, the data stored in it is lost when the power is switched off. However, in a non-volatile memory such as Flash Memory, this limitation does not occur. The Flash memory can retain the data through multiple power cycles, which means the program stored in the Flash is not lost even when switched off [21].

The Flash memory was since, during the firmware loading process, the FPGA needs to access the DSP firmware when the user requests. In addition, as it also needs to keep a genuinely known firmware as a backup, the controller must not lose the DSP firmware in case the system is turned off.

The memory component used as a solution to the lack of internal memory in the FPGA was the MT25QL128ABA manufactured by Micron. This chip was selected due to its memory size, 128Mb, its voltage application -2.7 to 3.6V – and its versatility to read and program it with ease.

#### 2.5.3.2 SPI Protocol

The communication within the Flash Memory is made through a protocol named Serial Peripheral Interface, or SPI. It is a widely used synchronous serial communication protocol developed by Motorola in the mid-1980s to facilitate data transfer between various electronic components [22]. This protocol uses a four-wire interface consisting of a clock line, a master-out-slave-in (MOSI) line, a master-in-slave-out (MISO) line, and a slave select (SS) line, as depicted in Fig. 18.

SPI utilizes a master-slave architecture, meaning it has one device (the master) that controls the communication and one or more devices (the slaves) that respond to the master's commands. This structure provides a straightforward and efficient method of communication between devices. It allows for full-duplex communication, meaning the master and slave devices can transmit and receive data simultaneously [22].

The SPI protocol employs two lines, one for transmitting data and the other for synchronization via clock pulses. Whenever the receiver detects a clock edge, it reads the bit from the data line. The entity that generates the clock signal is called the "master," while the other party is known as the "slave." Typically, there is only one master, which in this case was the FPGA, but there may be one or more slaves. To send data from the master to a slave, the master sends bits through the MOSI line, and the MISO is used by the slave to return the response. When multiple slaves are present, the SS line chooses the intended one and signals the slave to prepare for receiving or sending data. The SS line is usually held high, severs the slave's connection to the SPI bus [21].

For example, in Fig. 18, the master sends a binary command "01010011", which corresponds to "53" in hexadecimal format. After a while, the slave replies to the master with a binary message "01000110", which correlates to "46" in hexadecimal. It is important to note that the SS is low during the entire communication process between the master and slave because that is the method the master uses to select the slave with whom it will communicate.

SPI can achieve high-speed data transfer rates of up to 400 Mbps, making it an ideal choice for applications that require fast and reliable communication between devices, such as sensors, displays, and memory chips. Additionally, SPI is commonly used in embedded systems and microcontroller-based projects because of its simplicity and low hardware requirements [22].

25




Fig. 18. SPI Connection [21]

Fig. 19 depicts the MT25Q128ABA pinout. The nomenclature provided earlier in the SPI protocol does not appear in this picture. However, the manufacturer provides the correlation in the component's datasheet, where the S# is the slave-select, also known as Chip Select, the C pin is the clock input, DQ0 is the input MOSI, DQ1 is the output MISO, Vcc is the power supply, and Vss is the ground [23]. Table 2 presents the correlation between the SPI protocol and the SPI Flash chip used in this work. The W# and DQ3/HOLD were not used in this work; they are extra protection pulled high to disable them.




Fig. 19. MT25Q128ABA [23]

Table 2. Correlation SPI - MT25Q128ABA

SPI	MT25Q128ABA
MOSI	DQ0
MISO	DQ1
SS	S#
SCLK	С

An example of when the FPGA needs to read data from the SPI Flash, it must send the read command – "03" in hexadecimal – followed by the register address where the data is stored. As presented in Fig. 20, the command takes eight clock cycles, 0 to 7, since "03" in hex would be "0000 0011" in binary, and each bit takes one clock to be read. After sending the desired register, the slave, which is the flash memory itself, replies to the master with the data that was stored at that address. LSB and MSB presented in the pictures stand for Least Significant Bit and Most Significant Bit, respectively.




Fig. 20. SPI Flash reading procedure [23]

A VHDL-based method was developed to extract data from the MT25Q128ABA, essential to store the DSP firmware externally from the FPGA. The reason for this was that the MachXO2 device had limited resources, and it was no longer feasible to store the firmware within the FPGA memory. As the project progressed, the FPGA firmware size grew to a point where the internal Flash memory was inadequate to contain both the FPGA and DSP firmware.

## 2.6 Digital Twin

The Digital Twin (DT) was initially introduced by Professor Grieves at the University of Michigan in 2003 while teaching a product life cycle management course. Grieves defined DT as a virtual information structure representing a manufactured product [5]. He proposed that a DT model should have three dimensions: a physical entity, a virtual entity, and an interconnection between them [6].

In their research on the prediction of complex product/system behaviors through Digital Twins, Grieves highlighted the importance of using simulation predictions to minimize the complexity of such products/systems. The ultimate goal is to prevent unforeseen and unfavorable outcomes that could result in disastrous consequences. For instance, when launching a rocket, a virtual space is created to simulate the Digital Twin of an actual rocket. The Digital Twin allows

for quick replacements and repairs in the event of failure, reducing the risk of catastrophic problems [24].

This technology is considered the leading force in changing the norms of aviation manufacturing in the years to come [25]. This technology is causing significant disruption in various industries by utilizing data feeds to map physical entities. The German Information Technology and New Media Association BITKOM predicts the manufacturing market will see immense value in digital twins, with estimates surpassing 78 billion euros by 2025. In 2016 and 2017, Gartner – a 5+ billion-dollar company that provides insights and guidance to other businesses - recognized DT as one of the top ten strategic technology development trends. In November 2017, the largest weapons manufacturer globally, Lockheed Martin, identified DT as one of the top six technologies in the future defense and aerospace industry [26].

Furthermore, according to [27], applying DT in automated industries is vital. They refer to the comprehensive simulations used to create a virtual replica of a physical system. By embracing digital twins, operators can oversee production, analyze deviations in a controlled virtual setting, and enhance the safety of process industries.

However, the meaning of DT may vary depending on the context in which it is used. For instance, aircraft or system orientation, optimal utilization of advanced physical models, sensors, historical operating data, integration of various multi-disciplinary and multi-scale probabilistic simulation processes and mapping the physical aircraft's corresponding state are all encompassed in NASA's definition of a digital twin.

Meanwhile, in the electrical engineering realm, more specifically in grid-connected IoT devices, some experts argue that DTs for cyber-secure grid-connected devices are real-time

29

simulations that can be employed to monitor system health and event response, and overall efficiency during cyberattack scenarios [4].

Based on the concept of monitoring system health, creating an alternative to check system responses for new patches, and also offering the possibility to check system performance without putting it into jeopardy, an emulator that replicates a 3-level ANPC inverter behavior (DT) was designed in VHDL and embedded within the FPGA.

Fig. 21 illustrates the DT implementation for the FPGA subsystem, where the FPGA contains a hardware emulator that mimics the physical hardware of the grid-connected device, which in this case is an ANPC inverter, as shown in Fig. 5. The emulator employs the PWM signals generated by the DSP. Based on its status, the DT determines the corresponding output voltages. Once the 3-level ANPC output has been determined, the FPGA proceeds to collect 192 output samples, with a sampling interval of 100µs, and stores them in its internal RAM, as illustrated in Fig. 21 and Fig. 22. When a user requires access to the output generated by the new firmware in the standby DSP, the FPGA retrieves the relevant data from its RAM and transmits it to the user via the SCI interface. The output is then made available on LabVIEW, among other platforms.

The process of creating a DT for a 3-level ANPC inverter involves utilizing a DSP that is not currently in charge of controlling the inverter. As depicted in Fig. 21, the DSP1 is classified as the active DSP since it is responsible for routing the PWMs that control the inverter. In contrast, DSP2 is identified as the standby or non-active DSP since its PWM signals are directed not to the inverter but to the emulator, which generates the DT and performs firmware validation.

As an illustration, consider a scenario where a user intends to update the device's firmware. The new firmware is transmitted to the FPGA via the SCI interface and is stored in the Flash Memory using the SPI protocol. At this point, the user can load and test the firmware. If the

30

user decides to proceed with testing, the firmware is extracted from the Flash Memory via SPI and transmitted to the standby DSP, which in this instance is DSP2, using the MODBUS RTU protocol. While the DSP1 continues to control the grid-connected device, the DSP2 undergoes an online validation process, which is integrated into the controller board. The validation feature evaluates a set of potential firmware flaws, ensuring that the firmware meets all pre-established requirements, as described in the subsequent section.

Additionally, it simulates the behavior of the 3-level ANPC inverter to verify the functionality of the firmware on the standby DSP. If the new firmware passes all the tests, it becomes available to take over control of the inverter, facilitating hot-patching and providing the DT of the new firmware. If the user opts to hot-patch, the signals that regulate the inverter are switched, with the DSP1 transitioning into the standby DSP role and the DSP2 becoming the active DSP, as illustrated in Figure 19.




Fig. 21. Hardware Architecture (DSP1 as active)




Fig. 22. DSP2 as active

## 2.7 Design-For-Trust

Considering a scenario where an attacker gained access to the inverter and attempted to update the DSP with malicious firmware, to harm the grid or the inverter, or to shut the inverter down, a couple of crucial tests were established and designed in VHDL and embedded in the FPGA. Thus, the DSP firmware must be trustworthy to be approved and allowed to control the inverter.

The DFTr technique was designed to prevent the system from entering situations that pose a potential risk to the ANPC inverter or the power grid. Before a new firmware is activated, tests are conducted to ensure its reliability. If any of these tests fail, the firmware is considered inherently harmful, and the system rejects it and prevents it from becoming active. These tests are processed simultaneously, enhancing the efficiency of the authentication process.

The considered tests were based on critical scenarios that could cause significant damage

to the grid or the inverter. One of the considered tests was to detect short-circuit scenarios due to malicious DSP firmware, which could cause immense damage to the grid and the inverter. Another test was made to prevent new DSP firmware from lacking deadtime, generating short-circuits for a short period but very frequently, which could jeopardize the inverter and the grid. Another test checks if the new firmware is based on the fundamental frequency of 60Hz. The last test is a watchdog that ensures a new firmware is not blank, which would turn the inverter off without any visible changes in the inverter and impact the power delivered to the grid.

## 2.7.1 Short-Circuit

A low-resistance connection between two conductors that power a circuit is commonly referred to as a short-circuit. When electricity flows through a path with low resistance, it creates an electrical short circuit, causing an excessive current flow and voltage streaming in the power supply, leading to potentially dangerous consequences such as circuit overheating, fire, or explosion [28].

Considering a 3-level ANPC inverter, the scenario that creates a path between the positive, negative, and neutral that generates a short-circuit, known as a shoot-through, must be avoided. Considering one phase lag of the ANPC, Fig. 23 illustrates the scenario when Q1 and Q5 are on simultaneously. The short-circuit path is generated between P and O, which could harm the device. The same idea applies to the scenario where Q4 and Q6 are on simultaneously.

The purpose of the short-circuit tests is to assess the operational switching states of the new firmware and ensure that a short-circuit condition among the switches never occurs, as depicted in Fig. 23.




Fig. 23. Short Circuit scenario [2]

# 2.7.2 Deadtime

Actual transistors are not ideal, requiring a small amount of time to switch between the on and off states. Hence, a deadtime is necessary for modulation controls to prevent a shoot-through scenario in transistors that cannot be on at the same time. Deadtime refers to the interval between the first transistor turning off and the second turning on. Fig. 24 illustrates a deadtime between Q1 and Q4, as it was used in this project since Q1 and Q4 cannot be on simultaneously because the same PWM sent to Q1 is also forwarded to Q6, while Q4 and Q5 share the same PWM. Therefore, if Q1 and Q4 are on simultaneously, it implies that Q1, Q4, Q5, and Q6 are all on together. This delay is generated by the control circuit, which is the DSP, and is essential because switching delays can cause cross-conduction. The gap is then necessary to prevent it [29].

The deadtime test aims to establish a sufficient delay between switching states to prevent the simultaneous conduction of switches that should not be conducted simultaneously. If this invalid switching configuration were to occur, it could result in a short-circuit for a short period but very frequently, putting the inverter and the grid in jeopardy.




Fig. 24. Dead Time

# 2.7.3 Fundamental Frequency

According to the source [30], the electrical systems in the United States currently operate at a frequency of 60Hz. It is essential to maintain a high level of stability in frequency to ensure a reliable electric system. Various factors, such as generation loss and demand overload, can cause frequency variations, adversely affecting the grid. These variations can trigger protection relays involuntarily and lead to the grid reaching the lowest acceptable frequency, which can severely impact the system's stability, as stated in [31].

Furthermore, according to [31], the deployment of under-frequency load-shedding schemes varies across NERC (North American Electric Reliability Corporation) regions and subregions, with different frequency set points. In the United States, the highest initial blocks of load shedding have frequency set points ranging from 59.7 to 59.3 Hz.

Under-frequency load shedding is a process that involves disconnecting a significant number of predetermined customers from the power grid when the frequency drops to pre-set frequency thresholds.

Therefore, when dealing with grid-connected energy resources, it is essential to maintain a stable operational frequency to prevent unwanted harmonic distortions in the grid. The DFTr inside the controller ensures that the DSP firmware of the inverter generates a frequency of 60Hz, which is necessary for the grid's stability. [2].

## 2.7.4 Fast Frequency

This test checks if the new firmware has 42kHz as the frequency for the fast transistors (Q2 and Q3), as this frequency was defined during the progress of this work. Even though new firmware with different frequency values might not be dangerous to the inverter or grid, it can reduce the inverter's performance and change the semiconductors' response with the possibility of increasing losses or harmonics. Thus, during the tests on this work, the firmware needed to remain consistent with the defined characteristics.

### 2.7.5 Watchdog (Timer)

The final step in validating the DFTr strategy involves verifying that the DSP firmware does not cause the controller to enter a stall state. In this context, a stall state refers to a situation where the FPGA is awaiting both rising and falling edges from the Pulse Width Modulation (PWM) signals but instead receives malicious firmware that lacks any oscillation in the control signals. During the firmware testing phase, the DSP firmware is subject to a maximum waiting time, and if the timer reaches this threshold, the new DSP firmware is rejected.

## CHAPTER 3

#### METHODOLOGY

During the development of this work, the LabVIEW 2018 software was used as a Graphic User Interface (GUI) because it allowed the user to interface with the FPGA through Serial Communication Interface (SCI) to send and verify a new DSP firmware, check the DT signals and the active DSP (1 or 2), monitor the DSP status, and show the hot-patch status and possible errors, as presented in Fig. 25.

Main Datalogger			
Recieved Packet           0000 0000 00           Sent Packet           0000 000           Control on Con		File (use dialog)  I Cr.Users/pdUSP Firmware (hex Files)/Standard.hex  3456 size (in bytes)  1728 size (in bytes)  Cr.d. Packet-Firmware, Loading  7E44 0A20 00A0 9300 9300 9300 9300 9300 9300 930	
192,1680,64  P Address	Controllers Ersee Flash	DSP Active	Error No error
2 RX/TX_Errors Modbus_Master-Error	Load and Verify	DSP Status Ready O Loading Backup	Short Circuit Deadtime
status code	,	Loading Firmware Hot-Patch Status	Fast. Freq.
^		Done	Timer
		Ready	
STOP		Error	

Fig. 25. LabVIEW interface

The FPGA is the primary reference in the UCB since it can process different tasks simultaneously. The FPGA regulates signal routing, data flow, security measures, and firmware patching. To do that, the FPGA was programmed using VHDL language, and some software components were designed and embedded into the FPGA to create a cyber-secured system. The main components responsible for initializing the procedure and system, performing the DFTr process, generating the DT, and hot-patching were named Bootloader, Firmware Validation, Emulation, and Hot-Patching, respectively. Each of these components was considered internal processes and was described in detail in the next section of this work.

### **3.1 PROCESSES**

This section outlines the steps required for a user to replicate the tests conducted in this work. The instructions not only covered the process for obtaining the same results as in this work but also provided insight into the inner workings of the controller. The primary aim was to enhance the user's comprehension of the interaction between themselves and the controller.

## 3.1.1 EXTERNAL PROCESSES

The procedures outlined in this section are deemed external, as they pertain to a protocol that occurs outside of the controller. These procedures involve the user, the IDE, and the controller. As established in this project, they are crucial for enabling the user to execute tests with the controller and arrive at their conclusion regarding its trustworthiness and dependability.

#### 3.1.1.1 DSP Firmware Development

The first step in generating a DT and testing the DFTr is to design firmware to control the DSP PWMs. Using the CCS software, the user can create a DSP firmware using C language, as presented in Fig. 26. After developing the firmware to generate the PWMs using the GPIOs, as presented in Table 3, it was necessary to change the project's properties to generate a ". hex" file when the project is built. To make the changes in the properties, was requested to follow the instructions below:

- 1. Right-click on the desired project.
- 2. Select "Properties."

- 3. Select the item "C2000 Hex Utility".
- 4. Click on the checkbox "Enable C2000 Hex Utility."
- On "Boot Table Options," mark the "Specify table source as the SCI-A port, 8-bit mode (--sci8, -sci8)" checkbox.
- 6. On "Output Format Options," select "Output Intel hex format (--intel, -i)" as Output format and check the "Binary output format (for DSKs) (--binary, -b)" checkbox.
- 7. Click on "Apply and Close"
- 8. Right-click on the desired project and select "Clean Project."
- 9. Right-click on the desired project and select "Build Project."

workspace_v8 - ADC_PWM_ModbusMaster/DSP_ADC						6 X
File Edit View Navigate Project Run Scripts					Quick Access	8 8 %
and the second					have been a second seco	
Project Explorer III E Source And Source	<ul> <li>To B (D DAAC, MAK, Mark, 11)</li> <li>B (D DAAC, MAK, MAK, 11)</li> <li>B (D DAAC, 11)</li> <li>B (D DAAC</li></ul>	sunter atio to syscillaut				
	🖾 Console 22 🛁 🖃 - 😁 -	😑 🔲 💽 Problems 💠 🖓 Advice 💊 Breakpoints 🎆 Git Reposito			-	
	No consoles to display at this time.	0 errors, 1 warning, 0 others	ne			
		Description ^ > 🌢 Warnings (1 Rem)		Resource	Path	Location
0 items selected		<		1	_	,

Fig. 26. CCS IDE

Phase	PWM	DSP Output	FPGA Input
		(GPIO)	
A	Q1 & Q6	25	AB6
А	Q4 & Q5	12	U10
А	Q2	00	AA8
А	Q3	01	Y7
В	Q1 & Q6	26	Y4
В	Q4 & Q5	27	W11
В	Q2	02	Т8
В	Q3	03	V8
С	Q1 & Q6	14	T10
С	Q4 & Q5	19	V11
С	Q2	04	U8
С	Q3	05	W9

Table 3. Correlation between DSP and FPGA GPIOs

After completing the procedure previously described, a ". hex" file was generated and stored in the "Debug" folder. An example of a ". hex" file is depicted in Fig. 27.

Address 0 1 2 3 4 5 6 7 8 9 a b c d e f Dump 00000010 00 00 00 f4 9d 02 00 00 00 00 40 00 cc a0 ....ô......@.ì. 00000020 04 00 00 00 d8 89 01 19 c3 56 ff ff 06 00 d7 10 ....Ø%..ÃVÿÿ..×. 00000030 00 00 00 90 1b 76 f0 ff 05 00 bd ab bd a8 bd a0 .....vöÿ..½«½"½. 00000040 bd c2 bd c3 00 e2 bd 00 03 e2 bd 00 03 e2 bd 01 ½Â½Ã.â½..â½..â½ 00000050 03 e2 bd 02 03 e2 bd 03 03 e2 bd 04 03 e2 bd 05 .â<sup>1</sup>/<sub>2</sub>..â<sup>1</sup>/<sub>2</sub>..â<sup>1</sup>/<sub>2</sub>..â<sup>1</sup>/<sub>2</sub>. 00000060 30 e6 00 06 02 fe 69 ff 42 29 16 56 1f 76 bf 01 0æ...biÿB).V.v. 00000070 07 1a 00 80 1f 76 c4 01 08 92 1f 76 03 03 c3 ff ...€.vÄ..'.v..Ãÿ 00000080 28 96 1f 76 c4 01 09 92 1f 76 03 03 c3 ff 30 96 (-.vÄ..'.v..Ãÿ0-00000090 1f 76 c4 01 0a 92 1f 76 03 03 c3 ff 29 96 1f 76 .vÄ..'.v..Ãÿ)-.v 000000a0 c4 01 0b 92 1f 76 03 03 c3 ff 31 96 1f 76 c4 01 Ä..'.v..Ãÿ1-.vÄ. 000000b0 0c 92 1f 76 03 03 c3 ff 2a 96 1f 76 c4 01 0d 92 .'.v..Ãÿ\*-.vÄ..' 000000c0 1f 76 03 03 c3 ff 32 96 1f 76 c4 01 0e 92 1f 76 .v..Ãÿ2-.vÄ..'.v 000000d0 03 03 c3 ff 2b 96 lf 76 c4 01 0f 92 lf 76 03 03 ..Ãÿ+-.vÄ..'.v.. 000000e0 c3 ff 33 96 1f 76 c4 01 10 92 1f 76 03 03 c3 ff Ãÿ3-.vÄ..'.v..Ãÿ 000000f0 2c 96 1f 76 c4 01 11 92 1f 76 03 03 c3 ff 34 96 ,-.vÄ..'.v..Ãÿ4-00000100 1f 76 c4 01 12 92 1f 76 03 03 c3 ff 2d 96 1f 76 .vÄ..'.v..Ãÿ--.v 00000110 c4 01 13 92 1f 76 03 03 c3 ff 35 96 1f 76 c4 01 Ä..'.v..Ãÿ5-.vÄ. 00000120 14 92 1f 76 03 03 c3 ff 2e 96 1f 76 c4 01 15 92 .'.v..Äÿ.-.vÄ..' 00000130 1f 76 03 03 c3 ff 36 96 1f 76 c4 01 16 92 1f 76 .v..Ãÿ6-.vÄ..'.v 00000140 03 03 c3 ff 2f 96 1f 76 c4 01 17 92 1f 76 03 03 ..Ãÿ/-.vÄ..'.v.. 00000150 c3 ff 37 96 01 e8 00 d2 c4 e2 2e 01 08 e8 a0 5f Ãÿ7-.è.ÒÄâ...è. 00000160 00 e7 40 00 1f 76 01 03 03 e2 3a 00 1f 76 03 03 .ç@..v...â:..v..

Fig. 27. Example of a Hex File (firmware)

3.1.1.2 Firmware Upload – Firmware to be tested.




Fig. 28. USB cable connection

The first step in uploading firmware was to connect a USB cable to the correct (non-Lattice/FPGA) port on the UCB. Fig. 28 shows the USB connection made with J14 to load a DSP firmware. The pictured port, J18, is used to program the FPGA instead. Next, was selected the correct setting to connect the computer to the controller. Fig. 29 illustrates the LabVIEW interface with the GUI project designed for this work. On the left, a purple square highlights the configuration settings for the serial communication between LabVIEW and the UCB. For example, the user had to select the correct Serial Communication port, COM5, and make sure the "Serial Type" selected was RTU. The "Unit ID" had to be 1, the "baud rate" was 9600, and the "parity" field was None,



Fig. 29. LabVIEW project

The second step in this procedure was to send the DSP firmware to the controller. With the LabVIEW project, the user selected the ". hex" file generated in the previous subsection (3.1.1.1 DSP Firmware Development). The user had to click on the folder button highlighted in red in Fig. 29 and with the number "1" written in red as well.

Next, after selecting the ". hex" file correctly, it was necessary to erase the Flash memory. As this type of memory cannot be overwritten, it must first be erased. To achieve this, the user had to click the "Erase Flash" button, highlighted in black, with the number "2" by its side, in Fig. 29.

The button to perform the third step is displayed in blue in Fig. 29, with the number "3". The user sends the ". hex" file to the controller in this step. The FPGA received the .hex file and stored it in the Flash Memory using the SPI protocol. On the top right of Fig. 29, there is also a blue square with the number "3" on its side that indicates the delivery progress of the firmware to the controller.

When the transmission was complete, the interface allowed the user to click on "Load and Verify," highlighted by a yellow square in the "Controllers" buttons section. Here, the user sent a command to the FPGA to pull the firmware previously stored into the Flash memory, reset the DSP to enable it to receive a new firmware, and rerouted the data to the DSP. In this step, the "DSP Status" lights changed status. The "Ready" light went off, and the "Loading Firmware" lighted up, as depicted in Fig. 30. The "Loading Firmware" status not only indicates the firmware was being loaded into the DSP but also that the firmware validation was running as soon as the loading process ends. In this state, no other controller button affected the controller.

Main Datalogger	
Recieved Packet           0100 0000 00           Sent Packet           0000 0000	File (use dialog)  CVUSers\)Closed Loop Firmware\CL_Standard.hex  CVUSers\)Closed Loop Firmware\CL_Standard.hex  Cond Packs+  Cond Packs+  Firmware  Cond  Firmware  Firmware Firmwar
Cutifice_Serial/InTCP 192.168.0.64 IP Address Controllers WatchDog RTU Serial Comm Port RTU Serial Comm Port The Serial Comm Port Brase Flash Disabled Disabled	0041 0041 0041 0041 0041 0041 0041 0041
9600 baud rate None v parity (None)	DSP Status No error
2 RX/TX_Errors	Ready Short Circuit
Modbus_Master-Error Hot-Patch Status_code	Loading Backup Deadtime
	Loading Firmware Fast. Freq.
source	Hot-Patch Status
	Done Timer
	Ready
	Busy
STOP	Enor

Fig. 30. Loading Firmware

If the updated firmware met all the requirements, meaning that it passed the DFTr tests, the FPGA enabled the Hot-Patch button, granting the user the possibility of swapping the active DSP and then letting the new firmware control the inverter. When the hot-patch function was allowed, the "Hot-Patch Status" section turned all lights off except the "Ready," as presented in Fig. 31, meaning the hot-patch was waiting for a command. When a user clicks on the "Hot-Patch" button, the status changes from "Ready" to "Done."



Fig. 31. Hot-Patch Ready

During the validation process, the Hot-Patch status might have changed. While the firmware was undergoing tests, the "Busy" light turned on briefly, indicating that the firmware was under evaluation. Because the process was too fast, when this light turned on was almost unnoticeable. On the other hand, the "Error" light was effortless to see since it glowed when the

DSP firmware was considered malicious; it stayed on until the backup firmware was loaded entirely into the standby DSP.

After Hot-Patching, to generate the DT of the new firmware, the procedure starting at the "Load and Verify" step had to be done again so that both DSPs would embed the same firmware. This way, one DSP controlled the inverter while the other generated the DT. With the DSP firmware loaded into the standby DSP, the FPGA received its output and replicated the output that a real ANPC inverter would provide, which had to be similar to what Fig. 12 exhibits.

To check the provided DT output, the user had to select the "Datalogger" tab at the top left of the LabVIEW project window. Then, the user could choose the Vdc the system used, as presented in Fig. 32. Next, click "Emu\_DL-Start." This button sent a command to the FPGA, informing it to start sampling and storing the samples in the internal RAM. Lastly, the user clicked on "Read\_DL," which commanded the FPGA to transmit the data previously stored in RAM to LabVIEW.




Fig. 32. Generate Digital Twin output.

The firmware was rejected if the loaded firmware did not meet the requirements defined by the DFTr. Fig. 33 represents the possible errors displayed in LabVIEW. The FPGA rejected the new firmware by resetting the standby DSP and sending the backup firmware. This procedure guaranteed that both DSPs could control the inverter if any fault happened to the active DSP.

Error	
No error	•
Short Circuit	$\bullet$
Deadtime	$\bullet$
Fast. Freq.	$\bullet$
Fund. Freq.	$\bullet$
Timer	•
J	

Fig. 33. Possible errors

3.1.1.3 Firmware Upload – Backup Firmware.

The Backup Firmware is a DSP firmware previously tested and approved by the controller. In other words, genuine firmware has all the requirements to control the inverter without entering a potentially detrimental state. This backup firmware was essential because when the firmware is tested and rejected due to not having all the requirements defined in the DFTr, the FPGA sends a command to reset the standby DSP where the malicious firmware was loaded. Then, the standby DSP is loaded with the backup firmware, guaranteeing that the standby DSP has a known non-malicious firmware loaded that can generate a DT of a 3-level ANPC inverter.

Assuming the LabVIEW configuration was correctly set up by the user using the specifications described in the previous subsection to send the backup firmware to the FPGA, it was necessary to select the ".hex" file with the genuine firmware and click on the drop-down menu, as depicted in Fig. 34, and selected "FW for Backup." Next, it was required to click the "Erase Flash" button, which commanded the FPGA to erase the Flash memory section designated to store

the backup firmware. The last step was to push the "Send Firmware" button and wait until the progress was complete.



Fig. 34. Backup FW: Drop-down menu

The difference between sending the firmware to be tested and a backup firmware is that sending the backup firmware is unnecessary to do the other steps, as cited in the previous subsection since the backup firmware must be considered adequate to perform them.

## **3.1.2 INTERNAL PROCESSES**

The steps described in this section were considered internal since they relate to a protocol executed within the controller. The subsequent subsections elaborate on the procedures within the controller that enabled the patching of new firmware and the creation of a DT for virtually monitoring the output of a 3-level ANPC inverter by the user.

## 3.1.2.1 Bootloader

The responsibility of the Bootloader was to retrieve the firmware data from the Flash memory and transmit it to the DSP. To prepare the DSP for the new firmware, the Bootloader clears the DSP's existing contents, resets it, and sends the autobaud configuration data. Subsequently, the Bootloader extracts the firmware data from the allocated registers in Flash memory, divides it into two 8-bit data sets, and combines them to form a 10-bit packet, including the beginning and end portions. To ensure the complete firmware file is transmitted to the DSP, the Bootloader utilizes the total number of firmware registers that are recorded in the first allocated

register of the Flash, as indicated in Table 4. After transmitting the firmware file to the DSP, the Bootloader activates the firmware validation feature to ensure the entire firmware file has been successfully transmitted.

Name	Ram Address (16-Bit Hex)	Data (16-Bit Hex)	Description
FW Len	1000	16-bit	FW size register
FW Data	1001:2FFF	16-bit	Firmware

Table 4. Fi	irmware Re	gister Map
-------------	------------	------------

If the new firmware was valid, the emulator continued to operate, and the Hot-Patch procedure started. However, if the new firmware was not valid, then the validation identified the new firmware as malicious. The firmware validation interacted directly with the Bootloader, Hot-Patch, and Emulation, triggering the "error function" in these components. The emulation stopped and reset while the FPGA disabled the Hot-Patch and saved the error flag and error type into the registers in the DP-RAM (Dual Port – Random Access Memory), and informed the user of the error type. Meanwhile, the Bootloader started the backup procedure by loading the standby DSP with secure firmware and disabled user commands until the backup firmware was completely loaded.

The backup process was initiated if the new firmware was rejected during firmware validation. When in backup mode, the Bootloader retrieves backup firmware data from designated registers in Flash, which are enabled once the backup procedure has been activated. The Flash space assigned for the backup firmware data can be found in Table 5. It is worth noting that the backup Bootloader method is identical to the new firmware's Bootloader.

Name	Ram Address (16-Bit Hex)	Data (16-Bit Hex)	Description
FW Len	3000	16-bit	Backup FW size
			register
FW Data	3001:4FFF	16-bit	Backup Firmware

## Table 5. Backup Firmware Register Map

## 3.1.2.2 Firmware Validation

The security reference design's firmware validation function focused on particular firmware instructions that might jeopardize the power electronic inverter or the grid it is connected to. This feature's architecture made it simple to detect malicious firmware, putting the firmware under the DFTr specifications.

The firmware validation feature watched the standby DSP's PWM signals and compared and checked against the requirements previously specified in the DFTr. To prevent malicious firmware from taking control of the inverter, the FPGA conducts processes described in this section by simultaneously comparing all switches in each phase leg's PWM signals using this function.

The firmware validation process takes up to three seconds, enough time to check the PWMs, primarily the 60Hz ones. Three seconds was equivalent to 180 cycles of a 60Hz PWM's frequency. The period for testing can be increased, if necessary, but for this work, the time chosen was sufficient to test and mitigate flaws in malicious firmware.

Considering that MachX02 can provide different clock frequencies, the clock frequency chosen for this work was 25MHz (or a period of 40ns). Thus, for all the following tests described in this work, the base measure of time considered for a single clock cycle was 40 ns.

## 3.1.2.2.1 Short-Circuit

In this test, the FPGA reads the PWMs received from the standby DSP and searches for any scenario where a short-circuit occurs between the slower frequency transistors, which is considered the fundamental frequency (60Hz). This test ensures that Q1, Q4, Q5, and Q6 are never active simultaneously.

To achieve that, the FPGA reads the pins routed to the DSP's GPIOs from Table 3. If a firmware provides any scenario where these transistors are switched on together during the test period, the FPGA automatically invalidates this firmware. The invalidation of firmware consists of raising a malicious firmware flag, stopping all other processes, and starting the backup firmware loading procedure.

The short-circuit test starts by waiting for a transition on phase A Q1. When a transition happens, it waits for three more transitions, a period necessary to ensure signal stability. After reaching signal stability in phase A, the process is repeated for phases B and C. After reaching a stable state, the FPGA keeps reading all three phases, at the same time, waiting to identify a scenario where Q1 and Q4 or Q5 and Q6 are on simultaneously in any phase. If this scenario happens at least once, the firmware is rejected, a malicious firmware flag is raised, and the backup firmware process is started.

### 3.1.2.2.2 Deadtime

The deadtime test is very similar to the short-circuit test, starting with waiting for the switching on Q1. The main difference between these tests is that each phase is a process that runs

in parallel. After receiving the first state change in Q1, this process ignores the first three changes, waiting for signal stability.

After reaching stability, this test compares the identical transistors but waits specifically for a falling edge – a transition from the high state ("1") to the low state ("0") - of each of them, and, when the falling edge occurs, it starts to count the number of clock cycles between the falling edge of one transistor and the rising edge of a different transistor that is not allowed to be on simultaneously. If the number of clock cycles is less than specified, the malicious flag is raised, the firmware is rejected, and the backup process is started.

For example, when a falling edge of Q1 happens, a counter starts counting the clock cycles and waiting for Q4 (which is not allowed to be on at the same time as Q) to turn on. When Q4 is switched on, the counter stops, and the number of clock cycles is checked. If the number of clock cycles is less than 25, which implies a deadtime of 1µs, then the firmware is considered malicious; otherwise, the firmware passed this test.

Deadtime = number of clock cycles \* clock period Deadtime = 25 \* 40ns = 1µs

## 3.1.2.2.3 Fundamental Frequency

The Fundamental Frequency test checks if the firmware uses a frequency of 60Hz to generate the slow PWMs. A frequency of 60Hz implies that Q1, Q4, Q5, and Q6 must have a period of approximately 1.667ms. Considering the frequency fluctuation, this work allowed a minimum frequency of 59.5Hz, staying above the minimum set point of 59.3Hz, as in [31]. The same difference was allowed above 60Hz. In other words, the range accepted for a slow PWM frequency is between 59.5 and 60.5Hz.

This test starts waiting for a transition in Q1, and, similarly to the other tests, it ignores the first three switches until it becomes stable. After that, it waits for a falling edge to start counting and continues counting until the next falling edge. When the second falling edge occurs, the counter stops, and the FPGA checks how many clock cycles were counted within the PWM period. If this value is greater than 420,000 (the number of clock cycles in a period of 59.5Hz, as demonstrated in the following equations) or less than 413,000 (the number of clock cycles in a period of 60.5Hz, as presented in the following equations) the firmware is considered malicious, and the backup firmware procedure starts.

$$Frequency = \frac{1}{Period}$$

$$Period_59.5 = \frac{1}{59.5} \approx 16.80 \text{ms}$$

$$Period_60.5 = \frac{1}{60.5} \approx 16.53 \text{ms}$$

$$Number \text{ of } \text{Clock } \text{Cycles}_{\text{Minimum}} = \frac{Period}{\text{Clock } Period} = \frac{16.53 \text{ms}}{40 \text{ns}} \approx 413.000$$

$$Number \text{ of } \text{Clock } \text{Cycles}_{\text{Maximum}} = \frac{Period}{\text{Clock } Period} = \frac{16.80 \text{ms}}{40 \text{ns}} \approx 420.000$$

### 3.1.2.2.4 Fast frequency

The fast frequency test is similar to the Fundamental Frequency, but instead of 60Hz, this test used the period in a 42 kHz frequency. At the beginning of this test, the FPGA waits for a transition in Q1 and ignores the first three switches. After that, it waits for a falling edge, and then the FPGA starts to count until the next falling edge. The counter stops as soon as the second falling edge is read, and the FPGA compares how many clock cycles were counted within the fast PWM period. If this value is outside the range between 581-609, the firmware is considered malicious,

and the backup firmware procedure starts. The range values consider some oscillation in the PWMs, with a minimum of 41kHz and a maximum of 43kHz.

$$Period_{4}2k = \frac{1}{42000} \approx 23.80\mu s$$
Number of Clock Cycles<sub>42k</sub> =  $\frac{Period}{Clock Period} = \frac{23.80\mu s}{40ns} \approx 595$ 

## 3.1.2.2.5 Watchdog (Timer)

As mentioned, the watchdog test guarantees that a new DSP firmware patch is not blank firmware that could stall the inverter. This test starts a counter that begins with all the other tests and continues counting until the short-circuit test disables it. When the short-circuit test is complete, it tells the FPGA that the new firmware has PWMs and disables the watchdog.

However, if the firmware is blank, the short-circuit test keeps waiting for a falling edge that does not exist in blank firmware. When the counter reaches 71,000,000 (43B5FC0 in hexadecimal), or 2.84 seconds, the watchdog raises the malicious firmware flag invalidating the new firmware. After that, the FPGA stops all other running processes and loads the backup firmware.

## 3.1.2.3 Hot-Patch

The ability to patch a device's firmware without affecting the system's functionality is known as hot-patching [4]. Assuming the firmware passes the verification, the hot-patching procedure will commence. Otherwise, the backup firmware process will be activated. The Hot-Patch uses the FPGA as a "routing fabric" and may swap the control signals for the DSP output in the order of nanoseconds. The Hot-Patch causes the standby DSP to activate and operate the gridconnected device while the current active DSP enters standby mode as a backup. On the other hand, if the firmware is malicious, then the standby DSP remains in standby mode, and the current active DSP stays active throughout the backup process. The standby DSP is patched with backup firmware saved in the Flash memory to complete this procedure. Redundancy and failsafe functionality are built into this system because if the active DSP malfunctions, the standby DSP, equipped with the same firmware, will take over the management of the grid-connected device. As this project continued [4], the same Hot-patch and Bootloader systems were used.

To achieve a seamless transition during hot-patching and avoid causing service disruptions, synchronization between the two DSPs is essential because they work simultaneously and have access to identical measurement data from the physical hardware, which enables them to coordinate their actions. Fig. 35 depicts the outcome of a DSP transition without synchronization following firmware patching and verification [4]. The waveform demonstrates the changeover, which, in a real-world scenario, might result in loss of power and/or damage to equipment. The synchronous transition event is depicted in Fig. 36, with the DSPs correctly coordinated and ensuring no service interruptions or equipment damage occurs[4].




Fig. 35. Asynchronous Hot-Patch [4]




Fig. 36. Synchronous Hot-Patch [4]

## 3.1.2.4 Digital Twin

The Digital Twin in this security architecture serves to digitally replicate the 3-Phase 3-Level ANPC inverter, as mentioned in section 2.2. This inverter produces AC output after converting the DC input source using its switching mechanism. The DSP controller creates PWM signals to operate the switches on the inverter, which the emulator processes. The emulator also replicates an inverter output being managed by these PWM signals. After generating the corresponding output, the FPGA was programmed to gather 192 samples of these signals and store them in the DP-RAM, volatile memory in the FPGA, which can be accessed externally using LabVIEW.

To replicate an ANPC inverter, the FPGA reads the DSP output and applies each signal to the eighteen virtual transistors designed as switches, which only have two states: on and off. The virtual replica does not account for external factors influencing an actual transistor, such as noise or transient time (rise or fall time). In the virtual environment, the eighteen transistors are considered ideal, with zero delay response to the received signals from the DSP. This information is translated into switch states, as presented in Table 1.

Combining the digital transistors with the DSP output made it possible to replicate the behavior of an authentic ANPC inverter, as illustrated in Table 6. The ANPC inverter generates a percentage of the DC input using a duty cycle. For example, in Fig. 11, when the DSP output sends a high signal ("1") to transistors Q1 and Q2 simultaneously, the ANPC inverter recreates an output that is half of the DC input (state P). The same idea is applied to generate the negative half of the DC input (state N) when the DSP signals are on for transistors Q3 and Q4. This behavior was designed using VHDL and embedded within the FPGA.

From Fig. 32, , a user can fill out the VDC field, and depending on the inserted value, the DT values might change since it multiplies the VDC with the proportional output, as shown in Table 6. For example, if a user adds a value of 24 to VDC, the possible outputs will be 12, -12, and 0.

After translating the DSP state to an ANPC output, the FPGA collects and stores the samples in the DP-RAM, accessing them using the addresses presented in Table 7. Whenever a user requests a new sample from the Digital Twin, the FPGA overwrites the data in these registers with the new samples collected from the DT output and stores the new data in the DP-RAM. The data consists of real-time output values that can be accessed anytime.

Switch	DSP Output State			
Q1	1	1	0	0
Q2	1	0	1	0
Q3	0	1	0	1
Q4	0	0	1	1
Q5	0	0	1	1
Q6	1	1	0	0
Digital Twin ANPC Output	50%	0V	0V	-50%

# Table 7. Digital Twin Registers

Name	Ram Address (16-Bit Hex)	Data (16-Bit Hex)	Description
Phase A	200	16-bit	Emulation Phase A
Phase B	300	16-bit	Emulation Phase B
Phase C	400	16-bit	Emulation Phase C

## **CHAPTER 4**

#### **RESULTS AND DISCUSSION**

This section explains the creation of the DT and the validation process of newly received firmware by the system. To verify the firmware type and to check if the controller's behavior was correct, the oscilloscope model Tektronix MSO 4034 was employed to monitor the DSP and controller output signals.

In addition, this section discusses the DSP and controller's output signals of a known nonmalicious firmware that has all the requirements to pass the DFTr test and would be capable of controlling a 3-level ANPC inverter. Next, each malicious firmware type that failed to pass each DFTr test is explained and illustrated.

## 4.1 Standard Firmware (Non-malicious)

After following the steps described in the previous section, the DSP firmware was generated and sent to the FPGA. Fig. 37 depicts the DSP signals generated, and each of the different channels represents the phases in the ANPC inverter. Phase A is represented by channels 0 and 3, where channel 0 controls Q1 and Q6, and channel 3 controls Q4 and Q5. Phase B is represented by channels 1 and 4, and phase C is represented by channels 2 and 5. Table 1 represents the correlation between each channel and the relevant transistors associated with them. The ANPC inverter's fast frequency transistor behavior was not monitored for this test.

The blue text values at the bottom-left of Fig. 37 indicate the deadtime between D0 and D3, interpreted as Channel 0 and 3, which is 100  $\mu$ s. It also depicts a deadtime of 60  $\mu$ s for Channels 1 and 4 and 80  $\mu$ s between Channels 2 and 5.

Tek PreVu	[	}		
<u></u> <u> </u>			_ · · <u>ا · · · · · · · · · · · · · · · · </u>	
		·		
		· · · · · · · · · · · · ·	· · · · · · · ·	· · · · · · · · · · · · ·
				· · ·
	· +	· ·	•	· · ·
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·			
	· +			· · ·
· · · · · · · · · · · · · · · · · · ·	·····	· · · · · · · · · · · · · · · · · · ·		
				:
	· · · · · · · · · · ·			
	· ·			
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·			
				: :
	· •	: :		: :
· · · · · · · · · · · · · · · · · · ·				
Value Mean Min	Max Std Dev	10.0ms	100kS/s	
$D0 \rightarrow D3 \downarrow f \rightarrow 100.0 \mu s$ Low resolution	1		10k points	DO J 1.40 V
$\begin{array}{cccc} \hline D1 \rightarrow D4 & & 60.00 \ \mu s & Low resolution \\ \hline D2 \rightarrow D5 &                                 $		D15-D0	ition: 10.0us	$\begin{bmatrix} DO & J & 1.40 V \end{bmatrix}$
Add Remove Indicators		rinnig neather	Bring	
Measurement Measurement Off	Waveform Aistograms More		Cursors On Screen	5 Jul 2022 11:18:02

Fig. 37. DSP Standard Firmware

Pha	se A						
Q1 & Q6	Channel 0						
Q4 & Q5	Channel 3						
Phase B							
Q1 & Q6	Channel 1						
Q4 & Q5	Channel 4						
Pha	se C						
Q1 & Q6	Channel 2						
Q4 & Q5	Channel 5						

Upon conducting the necessary DFTr checks, the FPGA has successfully validated the authenticity of the DSP firmware. As a result, the FPGA could emulate the ANPC inverter's output and generate the DT. In Fig. 38, the emulated output provided by the FPGA is presented and displayed using LabVIEW. Despite the limited resolution of the waveforms depicted in Fig. 38, it is apparent that the signals produced through the emulation process resemble those typically produced by a genuine ANPC inverter as depicted in Fig. 12.




Fig. 38. Three-Level ANPC Inverter Digital Twin

## 4.2 Short-circuit corrupted Firmware (Malicious)

If a malicious firmware attempts to take control of the inverter, the FPGA must decline it and revert to dependable firmware, which in this instance, is a backup firmware. Furthermore, the FPGA must prevent the activation of the hot-patching feature while maintaining the operation of the currently active DSP.

Initially, a malicious firmware was transmitted to the FPGA where Phase A had Q1, Q4, Q5, and Q6 turned on concurrently, as presented in Fig. 39. If firmware with the same characteristics as in Fig. 39 was loaded into the controller, it could cause a short-circuit in the inverter, damaging it and harming the grid which it was connected.




Fig. 39. Channel 0 and 3 on simultaneously

The controller's response to this type of firmware is depicted in Fig. 40. After testing this firmware and checking if a short-circuit scenario was present (short-circuit scenario is present in this figure), the FPGA correctly refused the firmware and successfully returned an error state. The reported error was a short-circuit condition, and the system reacted by loading the backup firmware, as shown on the graphical display.

Main Datalogger			
Recieved Packet 0200 0001 00 Sent Packet 0000 00		file (use dialog)  G.\Users\SP Firmware (hex files)\Short_Circuit.hex	Firmware C
CtrlSrc_Serial/nTCP		14366         size (in bytes)         Loading Prog           7183         size (in 16-Bit Registers)	
192.168.0.64         IP Address           % COM7         Serail Comm Port           RTU         serail Sype           1         unit ID           9600         baud rate	Controllers Erase Flash	DSP Active	
9600 baud rate None parity (None) 0 RX/TX_Errors	Send Firmware	DSP Status Ready	Error  No error  Short Circuit
Modbus_Master-Error status code 556 source	Hot-Patch	Loading Backup 🔴 Loading Firmware	Deadtime  Fast. Freq. Fund. Freq.
		Hot-Patch Status Done Ready	Timer
STOP		Busy  Error	

Fig. 40. Short-Circuit scenario detected.

## 4.3 Firmware with missing deadtime (Malicious)

Subsequently, malicious firmware devoid of any deadtime was transmitted to the FPGA. As depicted in Fig. 41, the firmware lacked deadtime, as denoted by the measurement indicators positioned at the lower-left corner, indicating the deadtime between channels 0 (D0) and 3 (D3) was zero seconds. The same can be observed between channels 1 (D1) and 4 (D4) and between channels 2 (D5) and 5 (D5). Firmware such as this (lacking deadtime) could harm the inverter's components and possibly jeopardize the grid by causing short-circuits for a short period. Upon detecting the deadtime error, the controller answered by rejecting the new malicious firmware and instead reverted to the backup firmware, as evidenced by the observation in Fig. 42.




Fig. 41. DSP firmware without deadtime



Fig. 42. Missing deadtime detected.

4.4 Firmware with a fundamental frequency different than 60Hz (Malicious)

If a firmware has a suitable deadtime and is devoid of short-circuit scenarios, it is still essential to confirm its fundamental frequency. Operating at an inappropriate fundamental frequency, such as 30 Hz, can have a detrimental effect on the power grid. Therefore, in such cases,\ the controller mechanism must reject the firmware to safeguard the inverter hardware and protect the power grid. Fig. 43 depicts a firmware with a fundamental frequency of 30 Hz that falls beyond the acceptable operational range.




Fig. 43. DSP firmware with a fundamental frequency of 30Hz

The top right corner of Fig. 43 shows a value of 33.42ms, which corresponds to the period of the signal on channel 0 and 3. This period indicates a 30Hz signal rather than the intended frequency of 60Hz (16.66ms), as presented in the following equations. Therefore, the expected controller response is to reject the new firmware and load the backup firmware. Fig. 44 displays the FPGA's reaction to this malicious firmware, which includes rejecting it and loading the backup firmware as expected, as well as pointing that the firmware has an error with its fundamental frequency.

$$\text{Period}_{60\text{Hz}} = \frac{1}{60} \approx 16.67 \text{ms}$$

$$\text{Period}_{30\text{Hz}} = \frac{1}{30} \approx 33.33\text{ms}$$

Main Datalogger           Recieved Packet         0203 0004 00           Sent Packet         0000 00           Ctr/Src, Senal/nTCP         192.168.0.64           IP Address         IP Address	file (use dialog)  C:\Users\re (her files)\Fundamental_Frequency.her  14366 size (in bytes) Loading Progra 7183 size (in 16-Bit Registers)  C:nd_Packet-Firmware_Loading 0366 0382 0682 0582 0482 0300 0000 0000 0000 0000 0000	
COM7 Serial Comm Port   RU serial type   900 baud rate   None parity (None)   RU/TX_Errors Modbus Master-Error   status code 55   55 55	DSP Active 1 2 • • • • • • • • • • • • • • • • • • •	No error     ●       Short Circuit     ●       Deadtime     ●       Fest. Freq.     ●       Fund. Freq.     ●       Timer     ●

Fig. 44. Fundamental Frequency different than 60 Hz

## 4.5 Fast Frequency not matching 42 kHz firmware (Malicious)

If firmware with a different frequency than what was established is uploaded, it might not cause any harm to the inverter or the grid. However, it could still significantly impact the inverter's performance by changing the semiconductor's response and increasing the power loss or, in the worst case, reducing the semiconductors' life usage.

Fig. 45 shows an example of firmware using a high frequency of 30 kHz instead of 42 kHz. The frequency can be found in the bottom-left corner of Fig. 45 and is represented by the difference between cursors "a" and "b" in the top-right corner of the respected picture. The period

represented by the difference between the cursors is  $33.20 \,\mu$ s, representing a 30 kHz frequency, as illustrated by the following equation.

$$\text{Period}_{30\text{kHz}} = \frac{1}{30000} \approx 33.33 \mu\text{s}$$

Table 9 represents the relationship between the channels depicted in Fig. 45 and the correspondent transistors.

Pha	se A
Q2	Channel 0
Q3	Channel 1
Pha	se B
Q2	Channel 2
Q3	Channel 3
Pha	se C
Q2	Channel 4
Q3	Channel 5

Table 9. Fast transistors and channels relationship

è <u>k Sto</u>	op							F			,			L_					ŭ	;									,											
					0		C	>				Π							Ŭ,				$\left[ \right]$												1		:			10
										1			1_	1					Ŧ							6	5	-9	32 8.1	80j.	JS	_						00 00		
				·				Ė		÷			[ ]		Ĺ		Ċ		F	Ż			•	]	L			Δ3	33.	<mark>20</mark> j	μs				_		.			
		- - - -		_	Γ			-				Ì				Г			1				] :				ΙΓ			-	Γ							ר ר	-	
<u>و</u> ت از: [				-i ا	·	ŀ		1	י ר		,	Ļ	· _ ·		1	<u> </u>		- i		י ר			<u> </u>	ŕ		י ר	Ļ	İ		i				Ļ	'. Г					
		<u>.</u> Т.Г	1	-	Г			1		•					7	Г	1		1					$\vdash$		5		 [`			Г			1			· L			
	· ·			. L	•			ų.	<u> </u>		. L	•	Į .		Ļ				1	·		!		J .		Ľ	•	1		. L				Ļ	ļ		i L	•		
		:				:				1				:					ļ									1												
						•													÷									:												
Ē										-									ŧ																					
					<b>j</b>		jj.						i	ļ.					+		ii										i		i					- <b>i</b> i		
										:									ŧ				:																	
-																			Ŧ									:												
										÷								• •	ł									÷			• •				•		-	•		
						:													ļ				:					:									:			
 		• •		•	•			•	•	:	•	•				•		• •	-	•				•		•	•	:	•				•	•	•	•		•		
																			Ŧ									:												
	· ·		• •							÷	·					·			Ī							·			•								-	•		
		:								:									÷									:												
																			+									:												
						-				÷									İ				:						<u> </u>				_				-			
				;						-									Ŧ			(40   -	).0] ▶▼(	μs 0.0	00	00	S		$\frac{25}{10}$	i. 01 1k	MS poi	/s nt	s							
DO	Frequ	iencv		alu 9.9	e 8ki	Hz	Ме 29				Min 29.1		c	M: 29	ax ). 91	8k		Std 0.0	D D	ev		D 1	15- T	-D0 imi	na.	Po			ion	· 4	0 (	) 100	Ē	ĺ	C	2	5		1.4	40 V
	Add surei			Ren	nov	'e	٦٢		ndio	cato Off			W	/avo	efo	rm				, A O r	e.				ng	Ne	:30			Br Cur	ing so	] rs	٦	_		ſ	8	Ma :43	r 2	2023

Fig. 45. DSP firmware with a fast frequency of 42 kHz

As per the predetermined invalid firmware contingency plan, the controller was expected to reject the malfunctioning firmware and initiate the loading of the backup firmware. In Fig. 46, the FPGA's response to the detrimental firmware is seen, where it carries out the expected action of rejecting it and loading the backup firmware. This response further indicates that the firmware contains an error related to its fast frequency, as identified by the FPGA.

Main Datalogger	
Recieved Packet 0203 0008 00 Sent Packet	file (use dialog) S C\Use\Closed Loop Firmware\CL FastFreq.30k.hex
CtriStc Serial/nTCP	20688         size (in bytes)         Loading Progress           10344         size (in 16-Bit Registers)
Image: Control of the serial type     Controllers     WatchDog       Image: The serial type     Image: Controllers     Disabled	DSP Active
9600 baud rate None v parity (None)	DSP Status No error
2 RX/TX_Errors	Ready Short Circuit
Modbus_Master-Error Hot-Patch Status code	Loading Backup 🕒 Deadtime 🔍
source	Loading Firmware Fast. Freq.
	Hot-Patch Status
	Ready
	Busy
STOP	Error

Fig. 46. Fast Frequency different than 42 kHz

## 4.6 Stall state firmware (Malicious)

Lastly, firmware that has constant values instead of PWM signals was loaded into the controller. This type of firmware was illustrated in Fig. 47, where all DSP output signals remain constant, which could put the inverter in a stall position, thus disabling it and affecting the grid's power availability.

The expected controller's response for this kind of firmware is a rejection, followed by the loading of the backup firmware along with displaying the "Timer" error in LabVIEW. Fig. 48 shows the response of the DT confirming that the controller enhances the system's security, is acting as expected, and is rejecting the firmware. Additionally, the system prevents the now-known malicious firmware from being active by tagging the firmware as malicious and indicating that the watchdog was not disabled, triggering the timer error.




Fig. 47. Stall Firmware

Recieved Packet 0203 0010 00 Sent Packet	file (use dialog) % C\Users\pdcus\DSP Firmware (hex files)\Timer.he	Firmware V Firmware Location
0000 00		
Christ, Senial/nTCP	14366         size (in bytes)         Loading Pro           7183         size (in 16-Bit Registers)	
OM7     Serail Comm Port       V serial type       Imit ID       Do boud rate       Serail Comm Port	DSP Active	Error
- Party County	DSP Status	No error
Load and Verify	Ready	Short Circuit
dbus_Master-Error Hot-Patch 💽	Loading Backup 🧶	Deadtime
status code	Loading Firmware	Fast. Freq.
urce	Hot-Patch Status	Fund. Freq.
	Done	Timer
<b>v</b>	Ready	)
	Busy	
	Error	
STOP		

Fig. 48. Timer Error

## 4.7 Cost Analysis

This work introduced a solution enabling hot-patching, reducing downtime, and incorporating a DT replicating an ANPC. This replication allows for testing new patches for errors before implementing them while also serving as a monitoring tool for system health and performance. The standby DSP receives signals from the real ANPC controlled by the active DSP, enhancing the system's resilience against cyber-attacks aimed at compromising the inverter and power grid with malicious firmware updates.

Furthermore, these advantages can be incorporated into an affordable inverter costing less than two hundred dollars. This cost estimation takes into account the expense of one FPGA and two DPS. Based on the prices provided in Fig. 49, and Fig. 50, the price range for a single unit or a hundred units falls between \$178.25 and \$171.73, respectively. These figures represent the lowest prices discovered during the preparation of this research.

Product Index > Integrated Circuits (ICs) Lattice Semiconductor Corporation LCMX02-700		grammable Gate Array) >				Dark M	ode 🔵 Share <				
	LCMX02-7000HC-	4FG484C			0 In Stoc	k					
Carrie II	Digi-Key Part Number	220-1504-ND			Check Lead T	ime					
	Manufacturer	Lattice Semiconductor Corporation			Request Stoc	k Notification					
	Manufacturer Product Number	LCMX02-7000HC-4FG484C			QUANTITY						
	Description	IC FPGA 334 I/O 484FBGA			Quantity						
	Manufacturer Standard Lead Time	e 48 Weeks									
Image shown is a representation only. Exact specifications should be obtained from the product	Detailed Description	MachXO2 Field Programmable Gate Array (FPGA) IC 334 245760 6864 484-BBGA			Add to Cart						
data sheet.	Customer Reference	Customer Reference			Add to List						
Diagrams	Datasheet	Datasheet			All prices are in USD Tray						
					QTY	UNIT PRICE	EXT PRICE				
Product Attributes					1	\$40.25000	\$40.25				
	DECODIDITION		051507	_	25	\$35.05000	\$876.25				
ТҮРЕ	DESCRIPTION		SELECT		100	\$33.73500	\$3,373.50				
Category	Integrated Circuits (ICs) Embedded FPGAs (Field Programmat	ole Gate Array)		0000		i-Key value-add services the p oduct is purchased at quantitie					
Mfr	Lattice Semiconductor Co	rporation			standard packag						
Carias	Carian MashV09										

Fig. 49. MachXO2 Price [32]

Home / TMDSCNCD28335



Log in to order							
Log in to view in	ventory						
Pricing							
Otv	Price (USD)						
1.							
1+	\$69.00						

Features for the TMDSCNCD28335 Hardware features

## Fig. 50. DSP controlCard Price [32]

Moreover, the inverter employed in this study, which had its control system replaced by the UCB discussed in this work, incorporated a distinct FPGA within its system architecture, specifically the Intel Altera 5CSEBA5U23A7N. The cost of this FPGA ranged from \$280.07 to \$308.07, as indicated in Fig. 51 and Fig. 52, respectively. Consequently, considering solely the components discussed, integrating the FPGA and the two DSPs described in this research proves to be more cost-effective than the FPGA currently utilized in commercial inverters.

5CSEBA5U23A7N				Availability			
intel	Mouser #:	989-5CSEBA5U23A7N		Stock:	Non-Stocked		
	Mfr. #:	5CSEBA5U23A7N		Factory Lead-Time:	Request Delivery Quote	Request Delivery Quote	
	Mfr.:	Intel / Altera		Long lead time reported on this product.			
	Customer #:	Customer #		Enter Quantity:	Minimum: 60 Multiples: 6	50 Buy	
	Description:	SoC FPGA The factory is currently not accepting orders for this product.		Pricing (USD)		buy	
Images are for reference only	Datasheet:	5CSEBA5U23A7N Datasheet (PDF)		Theng (COD)			
See Product Specifications	Shipping Alert:	Shipping Alert: EFF This product may require additional documentation to export from the United States.		Qty	y. Unit Price	Ext. Price	
Share				6	<b>0</b> \$280.07	\$16,804.20	
Compare Product		Ą	dd To Project   Add Notes	FEATURED PE	RODUCTS		
Specifications			^		intel		
Product Attribute	Attribute Value		Select Attribute	Vie	ew All Newest Products from	Intol	
Manufacturer:	Intel			view All Newest Products from Intel			
Product Category:	SoC FPGA			L			

Fig. 51. FPGA Intel Altera [23]

#### 5CSEBA5U23A7N **Available To Order** Digi-Key Part Number 5CSEBA5U23A7N-ND **Request Stock Notification** QUANTITY Manufacturer Intel Manufacturer Product Number 5CSEBA5U23A7N Quantity Description IC SOC CORTEX-A9 700MHZ 672UBGA Dual ARM® Cortex®-A9 MPCore<sup>™</sup> with CoreSight<sup>™</sup> System On Chip (SOC) IC Automotive, AEC-0100, Cyclone® V SE FPGA - 85K Logic Elements 700MHz 672-UBGA (23x23) Detailed Description Add to Cart Image shown is a representation only. Exact specifications should be obtained from the product data sheet. Add to List Customer Reference All prices are in USD Tray QTY EXT PRICE UNIT PRICE **Product Attributes** 60 🕎 \$308.07867 \$18,484.72

Fig. 52. FPGA Intel Altera [32]

### **CHAPTER 5**

#### CONCLUSIONS AND FUTURE WORK

The proliferation of technology, the widespread accessibility of high-speed internet, and the growing connectivity of power grids to various networks have brought about numerous advantages in the field of distributed energy resource applications. These benefits include heightened awareness of the situation, multi-disciplinary event response strategies support, and sophisticated secondary and tertiary controls that enhance grid efficiency and resilience. Nevertheless, linking these devices to the internet allows for additional attack vectors, introducing vulnerabilities to the power grid. Therefore, it is vital to improve the cybersecurity of these devices to safeguard against cyber-attacks.

A new system was developed to safeguard the hardware layer of distributed energy resource controls and block many cyber-attacks that try to manipulate the inverter's behavior. This system builds upon the previous work presented in [4] and has demonstrated its ability to replicate and emulate a 3-level ANPC inverter output while ensuring the new DSP firmware meets all the firmware validation requirements of the DFTr system.

Furthermore, the advantages outlined in this study, including the ability to perform firmware hot-patching to minimize downtime, enhancing cyber-security robustness, and real-time monitoring of the inverter using the DT, can be seamlessly incorporated into a commercial inverter without any cost increase. In fact, the integration of the FPGA and two DSPs utilized in this research would cost less than two hundred dollars. In contrast, the lowest price range for the FPGA currently employed in commercial inverters is between two hundred and eighty to three hundred and eight dollars. This project provided the foundation and system structure for future work to modify the emulation architecture to accommodate different inverter topologies. This system can also be improved by expanding the tests in the DFTr, which could guarantee the ANPC inverter does not suffer a performance downgrade by indicating a subpar system change when being updated to a new firmware with lower performance.

In addition, an improvement that could be added is to check the backup firmware for malicious firmware. This work assumed that the backup firmware is non-malicious, but this new test is important in increasing the system's cyber-robustness.

Finally, two other improvements can be added to the system: an authentication process that verifies who is sending commands to the inverter and rejects commands being sent from unknown sources; and an addition of a real-time system health monitor that would alert the user to an error in case of a fault within the ANPC inverter. To clarify, if a transistor within the inverter malfunctions, the ANPC inverter would change its output signals, and as this is a closed-loop system, the DSP firmware would change its response. After reading the DSP's response, the FPGA could identify a problem and alert the user that the ANPC inverter is malfunctioning. This implementation could be done by switching the user request for the DT response, as described in this work, to an automated request of the DT output – request every second, for example – and using the DT output to diagnose the ANPC inverter's health.

## References

- H. Bing, M. Mohammad and B. Ross, "Case Study of Power System Cyber Attack Using Cascading Outage Analysis Model," in 2018 IEEE Power & Energy Society General Meeting (PESGM), Portland, OR, USA, 2018.
- P. Custodio, B. McBride, T. Le, J. Jackson, K. Haulmark, J. Di, C. Farnell and H. A. Mantooth, "Digital Twin of an ANPC inverter with integrated Design-For-Trust," in *IEEE Design Methodologies Conference (DMC)*, Bath, 2022, pp1-7, doi: 10.1109/DMC55175.2022.9906472.
- [3] "Renewable electricity growth is accelerating faster than ever worldwide, supporting the emergence of the new global energy economy," International Energy Agency, 01 December 2021. [Online]. Available: https://www.iea.org/news/renewable-electricitygrowth-is-accelerating-faster-than-ever-worldwide-supporting-the-emergence-of-the-newglobal-energy-economy. [Accessed 17 January 2023].
- [4] C. Farnell, E. Soria, J. Jackson and H. A. Mantooth, "Cyber Protection of Grid-Connected Devices Through Embedded Online Security," in *IEEE Design Methodologies Conference* (*DMC*), Bath, 2021, pp. 1-6, doi: 10.1109/DMC51747.2021.9529935.
- [5] B. Huang, M. Majidi and R. Baldick, "Case Study of Power System Cyber Attack Using Cascading Outage Analysis Model," in *IEEE Power & Energy Society General Meeting* (*PESGM*), Portland, OR, USA, 2018, pp. 1-5, doi: 10.1109/PESGM.2018.8585921..
- [6] Q. Wang, W. Tai, T. Yi and M. Ni, "National Vulnerability Database," *IET Cyber-Physical Systems: Theory & Applications*, vol. 4, no. 2, pp. 101-107, Jun 2019.

- [7] "Colonial Pipeline Ransomware Attack Rattles Power Industry, Renews Vulnerability,"
   Power Maganize, 2021. [Online]. Available: https://www.powermag.com/colonial pipeline-ransomware-attack-rattles-power-industryrenews-vulnerability-concerns/.
   [Accessed 20 December 2022].
- [8] "Solar Photovoltaic Technology Basics," NREL, [Online]. Available: https://www.nrel.gov/research/re-photovoltaics.html. [Accessed 19 February 2023].
- [9] "Photovoltaics and electricity," U.S. Energy Information Administration, [Online].
   Available: https://www.nrel.gov/research/re-photovoltaics.html. [Accessed 19 February 2023].
- [10] "How a Photovoltaic Power Plant Works? Construction and Working of a Solar Power Plant," Electrical Technology, [Online]. Available: https://www.electricaltechnology.org/2021/07/solar-power-plant.html. [Accessed 19 February 2023].
- [11] A. S. Andrade, J. H. Muniz and E. R. Silva, "Three-level Hybrid Flying Dc-Source ANPC inverter: Application as a photovoltaic AC source," in 2015 IEEE 24th International Symposium on Industrial Electronics (ISIE), Buzios, Brazil, 2015, pp. 1094-1099, doi: 10.1109, 2015.
- [12] D. Woldegiorgis, Y. Wu, Y. Wei and H. A. Mantooth, "A High Efficiency," *IEEE Open Journal of Industry Applications*, vol. 2, pp. 154-167, 2021, doi: 10.1109/OJIA.2021.3091549.
- [13] Y. Deng, J. Li, K. H. Shin, T. Viitanen, M. Saeedifard and R. G. Harley, "Improved Modulation Scheme for Loss Balancing of Three-Level Active NPC," *IEEE Transactions*

on Power Electronics, vol. 32, no. 4, pp. 2521-2532, 2017, doi:

10.1109/TPEL.2016.2573823.

- [14] T. Bruckner, S. Bernet and P. K. Steimer, "Feedforward Loss Control of Three-Level Active NPC Converters," *IEEE Transactions on Industry Applications*, vol. 43, no. 6, pp. 1588-1596, 2007, doi: 10.1109/TIA.2007.908164.
- [15] B. Zhang and D. Qiu, "Introduction," in *m-Mode SVPWM Technique for Power Converters*, Singapore, Springer, 2019, doi: 10.1007/978-981-13-1382-0\_1, p. 5.
- [16] M. Mohamed, A. Elmahalawy and H. Harb, "Developing the pulse width modulation tool (PWMT) for two timer mechanism technique in microcontrollers," in *Second International Japan-Egypt Conference on Electronics, Communications and Computers (JEC-ECC)*, 2013, pp.148-153, doi: 10.1109/JEC-ECC.2013.6766403.
- [17] M. Vujacic, M. Hammami, M. Srndovic and G. Grandi, "Theoretical and Experimental Investigation of Swiching Ripple in the DC-Link Voltage of Single-Phase H-Bridge PWM Inverters," *Energies*, vol. 10, no. 8, 2017, doi: 10.3390/en10081189.
- [18] S. H. L., "All about circuits," 09 November 2017. [Online]. Available: https://www.allaboutcircuits.com/technical-articles/purpose-and-internal-functionality-offpga-look-up-tables/. [Accessed 14 February 2023].
- [19] L. Semiconductor, "MachX02 Family Data Sheet," February 2022. [Online]. Available: https://www.latticesemi.com/view\_document?document\_id=38834. [Accessed 23 December 2022].

- [20] T. Instrument, "TMS320x2833x, TMS320x2823x Technical Reference Manual," March 2020. [Online]. Available: https://www.ti.com/lit/pdf/sprui07. [Accessed 23 December 2022].
- [21] P. S. Mutha and Y. M. Vaidya, "FPGA reconfiguration using UART and SPI flash," in 2017 International Conference on Trends in Electronics and Informatics (ICEI), Tirunelveli, India, 2017.
- [22] D. Trivedi, A. Khade, K. Jain and R. Jadhav, "SPI to I2C Protocol Conversion Using Verilog," in 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA), Pune, India, 2018.
- [23] "mouser.com," [Online]. Available: https://www.mouser.com/datasheet/2/671/mict\_s\_a0006161798\_1-2291050.pdf. [Accessed 01 March 2023].
- [24] M. Grieves and J. Vickers, Digital Twin: Mitigating Unpredictable, Undesirable Emergent Behavior in Complex Systems, J. Kahlen, S. Flumerfelt and A. Alves, Eds., Springer, Cham. https://doi.org/10.1007/978-3-319-38756-7\_4, 2016, pp. 85-113.
- [25] T. Uhlemann, C. Schock, C. Lehmann, S. Freiberger and R. Steinhilper, "The Digital Twin: Demonstrating the Potential of Real Time Data Acquisition in Production Sytems," *Procedia Manufacturing*, no. 9, pp. 113-120, 2017.
- [26] J. Wu, Y. Yang, X. Chegn, H. Zuo and Z. Cheng, "The Development of Digital Twin Technology Review," in 2020 Chinese Automation Congress (CAC), Shanghai, China, 2020.

- [27] R. He, G. Chen, C. Dong, S. Sun and X. Shen, "Data-driven digital twin technology for optimized control process systems," in *ISA Transactions (2019)*, https://doi.org/10.1016/j.isatra.2019.05.011, 2019.
- [28] A. Bhatia, "Introduction to Short Circuit Analysis," PDG Online, Fairfax, 2020.
- [29] P. Skarolek and J. Letti, "Influence of Deadtime on Si, SiC and GaN Converters," in 2020
   21st International Scientific Conference on Electric Power Engineering (EPE), Prague,
   Czech Republic, 2020, pp. 1-4, doi: 10.1109/EPE51172.2020.9269208.
- [30] M. Folgueras, E. Wenger, A. Florita, K. Clark and V. Gevorgian, "Grid Frequency Extreme Event Analysis and Modeling," in 2017 International Workshop on Large-Scale Integration of Wind Power into Power Systems as well as on Transmission Networks for Offshore Wind Power Plants, Berlin, Germany, 2017.
- [31] J. H. Eto, J. Undrill, P. Mackin, R. Daschmans, B. Williams, B. Haney, R. Hunt, J. Ellis, I. Howard, C. Martinez, M. O'Malley, K. Coughlin and K. H. LaCommare, Use of frequency response metrics to assess the planning and operating requirements for reliable integration of variable renewable generation, Berkeley, CA: Lawrence Berkeley National Lab. (LBNL), 2010.
- [32] "Digikey," Digikey, [Online]. Available: https://www.digikey.com/. [Accessed 15 May 2023].

## **APPENDICES**

## APPENDIX A: VHDL CODE

## A-1: Top file

-- Description:

-- This project has the purpose to create a Digital Twin (DT) able to emulate an Active-Neutral Point Clamped (ANPC) inverter using the inactive/standby DSP outputs

-- to check if the new DSP firmware has all the requirements designed with the Design-For-Trust (DFTr) technique.

-- The ANPC inverter has 6 transistors per phase, being two Fast Frequency Transistors(Q2 and Q3) and four Slow Frequency Transistors (Q1,Q4,Q5,Q6).

-- The strategy used to control the ANPC inverter is considering the PWM 01, which controls the transistor 1 (Q1) the same as Q6, since they must be on and off at the same time.

-- The same concept was applied to transistors Q4 and Q5, because they also have the same behavior.

-- Slow transistors must have a switching frequency equivalent to the fundamental frequency 60Hz, while the Fast transistors (Q2 and Q3) must have a switching frequency of 42kHz.

--

- -- PinOut:
- -- -----Inputs-----
- -----DSP 1 (DIMM-B)----
- -- -- Phase A---
- -- F20 -> Q1|Q6
- -- M16 -> Q2
- -- C22 -> Q3
- -- K20 -> Q4|Q5
- --- Phase B---
- -- G18 -> Q1|Q6
- -- M19 -> Q2
- -- C21 -> Q3
- -- K18 -> Q4|Q5
- -- -- Phase C--
- -- K22 -> Q1|Q6
- -- L22 -> Q2
- -- B22 -> Q3
- -- J17 -> Q4|Q5

------ END DSP 1 (DIMM-B)-----

-----DSP 2 (DIMM-C)----

--- Phase A---

- -- AB6 -> Q1|Q6
- -- Y7 -> Q2
- -- T8  $\rightarrow$  Q3
- -- U10 -> Q4|Q5
- -- -- Phase B--
- -- Y4 -> Q1|Q6
- -- V8 -> Q2
- -- U8  $\rightarrow$  Q3
- -- W11 -> Q4|Q5
- -- -- Phase C--
- -- T10 -> Q1|Q6
- -- W9 -> Q2
- -- AA8 -> Q3
- -- V11 -> Q4|Q5
- ------ END DSP 2 (DIMM-C)----
- ----Others----
- -- C2 -> Flash SPI Slave Output
- -- Y1  $\rightarrow$  SCI RX
- -- V13 -> SCI RX DSP
- -- R3 -> SCI RX WEBSERVER

-- G13 -> Push Button (SW1) -> Erase Flash Memory manually

- -- ---- End Others----
- -- ----End Inputs-----
- -- -----Outputs-----
- --- Phase A---
- -- A21 -> Q1
- -- C19 -> Q2
- -- A20 -> Q3
- -- D18 -> Q4
- -- B19 -> Q5
- -- C18 -> Q6
- --- Phase B---
- -- F17 -> Q1
- -- A18 -> Q2
- -- D17 -> Q3
- -- E17 -> Q4
- -- A17 -> Q5
- -- C18 -> Q6
- -- -- Phase C--
- -- F16 -> Q1
- -- E16 -> Q2
- -- D16 -> Q3
- -- B15 -> Q4

- -- C16 -> Q5
- -- E15 -> Q6
- -- -- LEDs---
- -- R17 -> LED A
- -- U17 -> LED B
- -- T18 -> LED C
- -- R16 -> LED D
- -- T17 -> LED E
- -- Y21 -> LED F
- -- Y20 -> LED G
- -- U18 -> LED H
- ----Flash Memory---
- -- C3 -> Chip-Select (CSSPIN)
- -- E4  $\rightarrow$  Hold
- -- D3 -> SPI Clock (MCLK)
- -- F5 -> Slave Input SPI (SISPI)
- -- F6 -> Write enable (WPn)
- -- -- DSPs--
- -- G22 -> DIMM\_B\_GPIO30
- -- H16 -> DIMM\_B\_SCI\_RX
- -- Y3 -> DIMM\_C\_GPIO30
- -- AB2 -> DIMM\_C\_SCI\_RX
- -- F6-> IDC\_D\_GPIO\_02 (DSP1 Reset)

-- F5 -> IDC\_D\_GPIO\_03 (DSP2 Reset)

-- -- Others --

-- AA1 -> SCI\_TX

-- V12 -> SCI\_TX\_DSP

-- R2 -> SCI\_TX\_Webserver

--

-- Revision:

-- v2.15.22 - Top file without the deadtime component (deadtime should be called by the firmware validation only)

-- v3.24.22 - Added the emulation control and debug signals. Adapted to ANPC inverter

-- v5.23.22 - Polishment and comments to make it easier to comprehend the code for future work.

-- Additional Comments:

--

\_\_

\_\_\_\_\_

Library IEEE;

use IEEE.std\_logic\_1164.all;

use ieee.std\_logic\_unsigned.all;

use ieee.numeric\_std.all;

library machxo2;

use machxo2.all;

library work;

use work.Digital\_Twin\_Common.all;

entity Digital\_Twin\_and\_Hot\_Patching is

Port

(

----- Communication pins between CPLD and UI

SCI\_RX : in std\_logic; --UART RX pin for Serial Comm with UI: UI(TX)

-> CPLD (RX) -> Y1

SCI\_TX : out std\_logic; --UART TX pin for Serial Comm with UI: UI(RX) -> CPLD (TX) -> AA1

SCI\_RX\_Webserver : in std\_logic; --UART RX pin for Serial Comm with UI:

 $UI(TX) \rightarrow CPLD(RX) \rightarrow R2$ 

SCI\_TX\_Webserver : out std\_logic; --UART TX pin for Serial Comm with UI: UI(RX) - > CPLD (TX) -> R3

IDC\_D\_GPIO\_02 : out STD\_LOGIC; -- Reset Pin of the DSP DIMM-B -> F6 IDC\_D\_GPIO\_03 : out STD\_LOGIC; -- Reset Pin of the DSP DIMM-C -> F5 DIMM\_B\_SCI\_RX : out STD\_LOGIC; -- This pin is used to send the firmware to the DSP and the bootloader. -> DIMM-B\_GPIO-28 -> H16

DIMM\_C\_SCI\_RX : out STD\_LOGIC; -- This pin is used to send the firmware to the DSP and the bootloader. -> DIMM-C\_GPIO-28 -> AB2

DIMM\_B\_SCI\_TX : in STD\_LOGIC; -- This pin is used to send the firmware to

the DSP and the bootloader. -> DIMM-B\_GPIO-29 -> J19

DIMM\_C\_SCI\_TX : in STD\_LOGIC; -- This pin is used to send the firmware to

the DSP and the bootloader. -> DIMM-C\_GPIO-29 -> U12

DIMM\_B\_GPIO30 : out STD\_LOGIC; -- G22

DIMM\_C\_GPIO30 : out STD\_LOGIC; -- Y3

Btna : in STD\_LOGIC;

------ INPUTS ------

-- SW : in STD\_LOGIC;

----- DIMM\_B -----

-- Phase A

DSP1\_01\_A : in STD\_LOGIC; -- Q1 -> F20 -> DIMM-B\_GPIO-12 DSP1\_02\_A: in STD\_LOGIC; -- Q2 -> B22 -> DIMM-B\_GPIO-00 DSP1\_03\_A : in STD\_LOGIC; -- Q3 -> M16 -> DIMM-B\_GPIO-01 -- Phase B

DSP1\_01\_B : IN STD\_LOGIC; -- Q1 -> G18 -> DIMM-B\_GPIO-26 DSP1\_02\_B : IN STD\_LOGIC; -- Q2 -> C22 -> DIMM-B\_GPIO-02 DSP1\_03\_B : IN STD\_LOGIC; -- Q3 -> M19 -> DIMM-B\_GPIO-03 DSP1\_04\_B : IN STD\_LOGIC; -- Q4 -> K18 -> DIMM-B\_GPIO-27

-- Phase C

DSP1\_01\_C : IN STD\_LOGIC; -- Q1 -> K22 -> DIMM-B\_GPIO-14 DSP1\_02\_C : IN STD\_LOGIC; -- Q2 -> C21 -> DIMM-B\_GPIO-04 DSP1\_03\_C : IN STD\_LOGIC; -- Q3 -> L22 -> DIMM-B\_GPIO-05 DSP1\_04\_C : IN STD\_LOGIC; -- Q4 -> J17 -> DIMM-B\_GPIO-19

------ DIMM\_C ------

-- Phase A

DSP2\_01\_A : in STD\_LOGIC; -- Q1 -> AB6 -> DIMM-C\_GPIO-12 DSP2\_02\_A: in STD\_LOGIC; -- Q2 -> AA8 -> DIMM-C\_GPIO-00 DSP2\_03\_A : in STD\_LOGIC; -- Q3 -> Y7 -> DIMM-C\_GPIO-01 DSP2\_04\_A : in STD\_LOGIC; -- Q4 -> U10 -> DIMM-C\_GPIO-25

-- Phase B

DSP2\_01\_B : IN STD\_LOGIC; -- Q1 -> Y4 -> DIMM-C\_GPIO-26 DSP2\_02\_B : IN STD\_LOGIC; -- Q2 -> T8 -> DIMM-C\_GPIO-02 DSP2\_03\_B : IN STD\_LOGIC; -- Q3 -> V8 -> DIMM-C\_GPIO-03 DSP2\_04\_B : IN STD\_LOGIC; -- Q4 -> W11 -> DIMM-C\_GPIO-27

-- Phase C

DSP2\_01\_C : IN STD\_LOGIC; -- Q1 -> T10 -> DIMM-C\_GPIO-14 DSP2\_02\_C : IN STD\_LOGIC; -- Q2 -> U8 -> DIMM-C\_GPIO-04 DSP2\_03\_C : IN STD\_LOGIC; -- Q3 -> W9 -> DIMM-C\_GPIO-05 DSP2\_04\_C : IN STD\_LOGIC; -- Q4 -> V11 -> DIMM-C\_GPIO-19

Relays	
DIMM_B_GPIO_32 : IN STD_LOGIC;	H17
DIMM_B_GPIO_33 : IN STD_LOGIC;	H21
DIMM_C_GPIO_32 : IN STD_LOGIC;	V6
DIMM_C_GPIO_33 : IN STD_LOGIC;	AA14

----- OUTPUTS -----

----- Enable DSPs ------

-- Enable the DSP to generate the signals

-- DSP 1 (DIMM-B)

DSP1\_DSPEnable : out std\_logic; -- M20 -> DIMM-B\_GPIO-62

-- DSP 2 (DIMM-C)

DSP2\_DSPEnable : out std\_logic; -- AA12 -> DIMM-B\_GPIO-62

------ Leds ------

LED\_A : out STD\_LOGIC; -- R17 -> DSP01 is active (D1 from UCB)

LED\_B : out STD\_LOGIC; -- U17 -> DSP02 is active (D2 from UCB)

--LEDs not being used

LED\_C : out STD\_LOGIC; -- T18

LED\_D : out STD\_LOGIC; -- R16

LED\_E : out STD\_LOGIC; -- T17

LED\_F : out STD\_LOGIC; -- Y21

LED\_G : out STD\_LOGIC; -- Y20

LED\_H : out STD\_LOGIC; -- U18

-- Outputs to control the inverter

-- Phase A

SW01\_A : out std\_logic; -- Q1 -> V19 -> IDC-B\_GPIO-05 -> Pin SW02\_A : out std\_logic; -- Q2 -> W20 -> IDC-B\_GPIO-04 -> Pin SW03\_A : out std\_logic; -- Q3 -> W22 -> IDC-B\_GPIO-03 -> Pin SW04\_A : out std\_logic; -- Q4 -> Y22 -> IDC-B\_GPIO-02 -> Pin SW05\_A : out std\_logic; -- Q5 -> T19 -> IDC-B\_GPIO-01 -> Pin SW06\_A : out std\_logic; -- Q6 -> AA22 -> IDC-B\_GPIO-00 -> Pin -- Phase B SW01\_B : out std\_logic; -- Q1 -> Y16 -> IDC-C\_GPIO-12 -> Pin  $SW02\_B : out std\_logic; -- Q2 -> AB17 -> IDC-C\_GPIO-13 -> Pin$   $SW03\_B : out std\_logic; -- Q3 -> W14 -> IDC-C\_GPIO-14 -> Pin$   $SW04\_B : out std\_logic; -- Q4 -> V14 -> IDC-C\_GPIO-15 -> Pin$   $SW05\_B : out std\_logic; -- Q5 -> Y17 -> IDC-C\_GPIO-16 -> Pin$   $SW06\_B : out std\_logic; -- Q6 -> AB18 -> IDC-C\_GPIO-17 -> Pin$ -- Phase C

 $SW01\_C : out std\_logic; -- Q1 -> Y14 -> IDC-C\_GPIO-00 -> Pin$   $SW02\_C : out std\_logic; -- Q2 -> AB15 -> IDC-C\_GPIO-01 -> Pin$   $SW03\_C : out std\_logic; -- Q3 -> W12 -> IDC-C\_GPIO-02 -> Pin$   $SW04\_C : out std\_logic; -- Q4 -> V12 -> IDC-C\_GPIO-03 -> Pin$   $SW05\_C : out std\_logic; -- Q5 -> Y12 -> IDC-C\_GPIO-04 -> Pin$  $SW06\_C : out std\_logic; -- Q6 -> V13 -> IDC-C\_GPIO-05 -> Pin$ 

-- Debug outputs

--debug\_emu\_Q1\_Q6\_A : out std\_logic; -- E4 -> IDC-D\_GPIO-04 -> Pin 5 -> (Channel 0)

--debug\_emu\_Q4\_Q5\_A : out std\_logic; -- D3 -> IDC-D\_GPIO-05 -> Pin 6 -> (Channel 1)

--debug\_emu\_Q1\_Q6\_B : out std\_logic; -- G6 -> IDC-D\_GPIO-06 -> Pin 7 -> (Channel 2)

--debug\_emu\_Q4\_Q5\_B : out std\_logic; -- H7 -> IDC-D\_GPIO-07 -> Pin 8 -> (Channel 3)

debug_emu_Q1_Q6_C : out std_logic; B1 -> IDC-D_GPIO-08 -> Pin 9
-> (Channel 4)
debug_emu_Q4_Q5_C : out std_logic; C1 -> IDC-D_GPIO-09 -> Pin 10
-> (Channel 5)
debug_error : out std_logic; H6 -> IDC-D_GPIO-10 -> Pin 11
-> (Channel 6)
debug_FW_Val_E1 : out std_logic; G5 -> IDC-D_GPIO-11 -> Pin 12
-> (Channel 7) Short-Circuit
debug_FW_Val_E2 : out std_logic; E2 -> IDC-D_GPIO-12 -> Pin 13
-> (Channel 8) DeadTime
debug_FW_Val_E3 : out std_logic; D1 -> IDC-D_GPIO-13 -> Pin 14
-> (Channel 9) Fund Freq
debug_FW_Val_E4 : out std_logic; F4 -> IDC-D_GPIO-14 -> Pin 21
-> (Channel 10) Fast. Freq
debug_FW_Val_E5 : out std_logic; G4 -> IDC-D_GPIO-15 -> Pin 22
-> (Channel 11) Timer
debug_FW_Val_EN : out std_logic; F1 -> IDC-D_GPIO-16 -> Pin 23
-> (Channel 12)
Flash_CSSPIN: inout std_logic; A21 -> CS -> IDC-A_GPIO-00 -

> Pin 1 (Channel 0)

	Flash_SPISO: in std_logic;	C19 -> SPO -> IDC-A_GPIO-01 -> Pin 2
(Channel 1)		

	Flash_WPn:	inout std_logic;	A20 -> WP	-> IDC-A_GPIO-02 -
> Pin 3 (Chan	nel 2 - Always high)			
	Flash_SISPI: inout	std_logic; D18	-> SPI -> IDC	C-A_GPIO-03 -> Pin 4
(Channel 3)				
	Flash_HOLDn:	inout std_logic;	B19 -> Hole	d-> IDC-A_GPIO-04 -
> Pin 5 (Chan	nel 4 - Always high)			
	Flash_MCLK:	inout std_logic;	C18 -> clk	-> IDC-A_GPIO-05 -
> Pin 6 (Channel 5)				
	SMA H	lard wired inputs		
	Relays			
	IDC_D_GPIO_00: o	ut std_logic; Relay#	1 -	C3
	IDC_D_GPIO_01 : o	ut std_logic; Relay#	2 -	C2

---- IDC\_B ----

-- Constants

IDC_B_GPIO	_06 : out std_logic;		V21
------------	----------------------	--	-----

IDC\_B\_GPIO\_07 : out std\_logic; -- V22

IDC\_B\_GPIO\_08 : out std\_logic; -- U22

IDC\_B\_GPIO\_09 : out std\_logic; -- U19

IDC\_B\_GPIO\_10 : out std\_logic; -- T21

IDC\_B\_GPIO\_11 : out std\_logic; -- R19

IDC\_B\_GPIO\_12 : out std\_logic; -- U20

IDC\_B\_GPIO\_13 : out std\_logic; -- T22

IDC_B_GPIO_14 : out std_logic;	 R20
IDC_B_GPIO_15 : out std_logic;	 R18
IDC_B_GPIO_16 : out std_logic;	 R21
IDC_B_GPIO_17 : out std_logic;	 P19

### ---- IDC\_C ----

-- Constants

IDC_C_GPIO_06 : out std_logic;	 AB15
IDC_C_GPIO_07 : out std_logic;	 W12
IDC_C_GPIO_08 : out std_logic;	 V12
IDC_C_GPIO_09 : out std_logic;	 Y12
IDC_C_GPIO_10 : out std_logic;	 V13
IDC_C_GPIO_11 : out std_logic;	 U13

---- Security -----

DIMM\_B\_GPIO\_60 : in std\_logic; DIMM\_B\_GPIO\_61 : in std\_logic; DIMM\_C\_GPIO\_60 : in std\_logic; DIMM\_C\_GPIO\_61 : in std\_logic;

---- Others -----

-- Jinan --

-- DSP INPUTS --

DIMM\_B\_GPIO\_48 : in std\_logic; -- E20 DIMM\_B\_GPIO\_84 : in std\_logic; -- D22 DIMM\_B\_GPIO\_86 : in std\_logic; -- F19 DIMM\_C\_GPIO\_48 : in std\_logic; -- AA7 DIMM\_C\_GPIO\_84 : in std\_logic; -- V7 DIMM\_C\_GPIO\_86 : in std\_logic; -- Y6 -- Output --Jinan\_01 : out std\_logic; -- H6 - IDC-D\_GPIO-10 - Pin 11 Jinan\_02 : out std\_logic; -- G5 - IDC-D\_GPIO-11 - Pin 12 Jinan\_03 : out std\_logic -- E2 - IDC-D\_GPIO-12 - Pin 13 -- End of Jinan --

);

END Digital\_Twin\_and\_Hot\_Patching;

ARCHITECTURE Behavioral OF Digital\_Twin\_and\_Hot\_Patching is

-- Oscillator SIGNAL OSC\_Stdby : std\_logic := '0'; SIGNAL OSC\_Out : std\_logic := '0'; SIGNAL OSC\_SEDSTDBY : std\_logic := '0';

-- PLL

--SIGNAL OSC\_Out : std\_logic := '0'; SIGNAL clk : std\_logic := '0'; SIGNAL Pll\_Lock : std\_logic := '0';

-- Bus Master SIGNAL Xrqst : std\_logic := '0'; SIGNAL XDat : std\_logic := '0'; SIGNAL YDat : std\_logic := '0';

SIGNAL Data	: std_logic_vector (15 downto 0) := (others => '0');
SIGNAL Addr	: std_logic_vector (15 downto 0) := (others => '0');
SIGNAL BusRqst	: std_logic_vector (9 downto 0) := (others => '0');
SIGNAL BusCtrl	: std_logic_vector (9 downto 0) := (others => '0');
SIGNAL DSP_RAM_addr	: std_logic_vector (15 downto 0) := (others => '0');

-- Bootloader

SIGNAL Bootload\_EN : std\_logic := '1';

SIGNAL FW\_Type : std\_logic := '0';

SIGNAL DSP\_rcv : std\_logic := '0';

SIGNAL DSP\_xmt : std\_logic := '0';

SIGNAL DSP\_Rst : std\_logic := '0';

-- Other

SIGNAL rs232_rcv	: std_logic := '0';
SIGNAL rs232_xmt	: std_logic := '0';
SIGNAL Error	: std_logic := '0';
SIGNAL Boot_Wrkn	: std_logic := '0';
SIGNAL Boot_Done	: std_logic := '0';
SIGNAL HP_EN	: std_logic := '0';
SIGNAL HP_Done	: std_logic := '0';
SIGNAL Emu_EN	: std_logic := '0';
SIGNAL Reset_Cnt_rst	: std_logic := '0';
SIGNAL Reset_Cnt_INC	: std_logic := '0';
SIGNAL System_rst	: std_logic := '0';

- SIGNAL DSP1\_Act : std\_logic := '0';
- SIGNAL DSP1\_Act\_HP\_Out : std\_logic := '0';
- SIGNAL DSP\_Sync\_HP : std\_logic := '0';
- SIGNAL Reset\_Cnt\_out : std\_logic\_vector (7 downto 0) := (others => '0');
- SIGNAL DT\_EN : std\_logic := '0';
- SIGNAL DT\_Rst : std\_logic := '0';

----- DSPs ------

SIGNAL DSPEnable : std\_logic := '0';

--Phase A Inputs

SIGNAL Emu_SW01_A	: std_logic := '0';
SIGNAL Emu_SW02_A	: std_logic := '0';
SIGNAL Emu_SW03_A	: std_logic := '0';
SIGNAL Emu_SW04_A	: std_logic := '0';
SIGNAL Emu_SW05_A	: std_logic := '0';
SIGNAL Emu_SW06_A	: std_logic := '0';

--Phase B Inputs

SIGNAL Emu_SW01_B	: std_logic := '0';
SIGNAL Emu_SW02_B	: std_logic := '0';
SIGNAL Emu_SW03_B	: std_logic := '0';
SIGNAL Emu_SW04_B	: std_logic := '0';
SIGNAL Emu_SW05_B	: std_logic := '0';
SIGNAL Emu_SW06_B	: std_logic := '0';

--Phase C Inputs

SIGNAL Emu_SW01_C	: std_logic := '0';
SIGNAL Emu_SW02_C	: std_logic := '0';
SIGNAL Emu_SW03_C	: std_logic := '0';
SIGNAL Emu_SW04_C	: std_logic := '0';
SIGNAL Emu_SW05_C	: std_logic := '0';
SIGNAL Emu_SW06_C	: std_logic := '0';

SIGNAL SCI\_RX\_DSP : std\_logic; --UART RX pin for Serial Comm with UI: UI(TX) -> CPLD (RX)

SIGNAL SCI\_TX\_DSP : std\_logic; --UART TX pin for Serial Comm with UI: UI(RX) -> CPLD (TX)

----- Inverted signals ------

-- Phase A

SIGNAL Q1_A	: std_logic := '1';
SIGNAL Q2_A	: std_logic := '1';
SIGNAL Q3_A	: std_logic := '1';
SIGNAL Q4_A	: std_logic := '1';

-- Phase B

SIGNAL Q1_B	: std_logic := '1';
SIGNAL Q2_B	: std_logic := '1';
SIGNAL Q3_B	: std_logic := '1';
SIGNAL Q4_B	: std_logic := '1';

-- Phase C

SIGNAL Q1_C	: std_logic := '1';
SIGNAL Q2_C	: std_logic := '1';
SIGNAL Q3_C	: std_logic := '1';

SIGNAL Q4\_C : std\_logic := '1';

----- Module Declaration -----\_\_ ------ Internal Oscillator ------COMPONENT OSCH GENERIC ( NOM\_FREQ: string := "8.31" ); PORT ( STDBY :IN std\_logic; OSC :OUT std\_logic; SEDSTDBY :OUT std\_logic ); END COMPONENT; ----- PLL -----COMPONENT PLL\_Clk

PORT

(

ClkI: in std\_logic;

ClkOP: out std\_logic;

Lock: out std\_logic

);

END COMPONENT;

----- Bus\_Master -----

#### COMPONENT Digital\_Twin\_Bus\_Master

PORT

(

clk : IN std\_logic;

rst : IN std\_logic;

Data : INOUT std\_logic\_vector(15 downto 0);

Addr : IN std\_logic\_vector(15 downto 0);

Xrqst : IN std\_logic;

XDat : OUT std\_logic;

YDat : IN std\_logic;

BusRqst : IN std\_logic\_vector(9 downto 0);

BusCtrl : OUT std\_logic\_vector(9 downto 0);

Flash\_CSSPIN: out std\_logic;

Flash\_MCLK: out std\_logic;

Flash\_SISPI: out std\_logic;

Flash\_SPISO: in std\_logic;

Flash\_WPn: out std\_logic;

Flash\_HOLDn: out std\_logic;

Reset\_Flash\_Button: in std\_logic

);

END COMPONENT;

----- RS232\_Usr\_Int -----

#### COMPONENT RS232\_Usr\_Int

Generic

(

Baud	: integer;	Baud Rate
clk_in	: integer	Input Clk

);

PORT

(

clk : IN std\_logic;

rst : IN std\_logic;

rs232\_rcv : IN std\_logic;

rs232\_xmt : OUT std\_logic;

Data : INOUT std\_logic\_vector(15 downto 0);

Addr : OUT std\_logic\_vector(15 downto 0);

Xrqst : OUT std\_logic;

XDat : IN std\_logic;

YDat : OUT std\_logic;

BusRqst : OUT std\_logic;

BusCtrl : IN std\_logic

);

END COMPONENT;

----- Test1\_DT\_Boot\_Ctrl ------

component Digital\_Twin\_Bootloader\_Control

Port (

--IN

clk	: in STD_LOGIC;
rst	: in STD_LOGIC;

Data	: INOUT std_logic_vector(15 downto 0);
Addr	: OUT std_logic_vector(15 downto 0);
Xrqst	: OUT std_logic;
XDat	: IN std_logic;
YDat	: OUT std_logic;
BusRqst	: OUT std_logic;
BusCtrl	: IN std_logic;

Error :in STD\_LOGIC;

Boot_Wrkn	:in STD_LOGIC;
Boot_Done	:in STD_LOGIC;
HP_EN	:in STD_LOGIC;

--OUT

Bootload_EN	:out STD_LOGIC;
FW_Type	:out STD_LOGIC;
DT_EN	:out STD_LOGIC;
DT_Rst	:out STD_LOGIC

);

END component;

----- DT\_Bootloader\_Test Component -----

component Digital\_Twin\_Bootloader

generic(

Baud :	integer;	9,600 bps

clk\_in : integer); --25MHz

#### Port (

clk : IN std\_logic;

rst : IN std\_logic;

Bootload\_EN : IN STD\_LOGIC;

FW\_Type : IN STD\_LOGIC; Bootload\_Wrkn : OUT STD\_LOGIC; Bootload\_Done : OUT STD\_LOGIC;

DSP\_rcv : OUT std\_logic; DSP\_xmt : IN std\_logic; DSP\_Rst : OUT STD\_LOGIC;

Data : INOUT std\_logic\_vector(15 downto 0);

Addr : OUT std\_logic\_vector(15 downto 0);

Xrqst : OUT std\_logic;

XDat : IN std\_logic;

YDat : OUT std\_logic;

BusRqst : OUT std\_logic;

BusCtrl : IN std\_logic

);

END component;

----- Std\_Counter Component -----

component Std\_Counter is

generic

(

Width : integer -- width of counter

);

port(INC,rst,clk: in std\_logic;

Count: out STD\_LOGIC\_VECTOR(Width-1 downto 0));

END component;

----- DSP\_Hot\_Patch Component -----

component Digital\_Twin\_Hot\_Patch\_Control

Port (

clk : in std\_logic;

rst : in std\_logic;

EN : in std\_logic;

DSP1\_Act\_Out : out std\_logic;

DSP\_Sync : out std\_logic;

Done : out std\_logic

);

END component;

----- Digital\_Twin\_Emulation\_Control ------

COMPONENT Digital\_Twin\_Emulation\_Control

PORT

(

clk : in STD\_LOGIC;

rst	: in STD_LOGIC;
Emu_EN	: in std_logic;
Data	: INOUT std_logic_vector(15 downto 0);
Addr	: OUT std_logic_vector(15 downto 0);
Xrqst	: OUT std_logic;
XDat	: IN std_logic;
YDat	: OUT std_logic;
BusRqst	: OUT std_logic;
BusCtrl	: IN std_logic;

# --Phase A Inputs

Emu_SW01_A	: in std_logic;
Emu_SW02_A	: in std_logic;
Emu_SW03_A	: in std_logic;
Emu_SW04_A	: in std_logic;
Emu_SW05_A	: in std_logic;
Emu_SW06_A	: in std_logic;

## --Phase B Inputs

Emu_SW01_B	: in std_logic;
Emu_SW02_B	: in std_logic;
Emu_SW03_B	: in std_logic;
Emu_SW04_B	: in std_logic;

Emu_SW05_B	: in std_logic;
Emu_SW06_B	: in std_logic;

#### --Phase C Inputs

Emu_SW01_C	: in std_logic;
Emu_SW02_C	: in std_logic;
Emu_SW03_C	: in std_logic;
Emu_SW04_C	: in std_logic;
Emu_SW05_C	: in std_logic;
Emu_SW06_C	: in std_logic;

Error	: in STD_LOGIC;
HP_EN	: in STD_LOGIC

);

END component;

----- Test1\_DT\_Firmware\_Validation ------

COMPONENT Digital\_Twin\_Firmware\_Validation

PORT

(

clk : in STD\_LOGIC;

rst : in STD\_LOGIC;

Data : INOUT std_logic_vector(15 downto 0);
Addr : OUT std_logic_vector(15 downto 0);
Xrqst : OUT std_logic;
XDat : IN std_logic;
YDat : OUT std_logic;
BusRqst : OUT std_logic;
BusCtrl : IN std_logic;

## --Phase A Inputs

Emu_SW01_A	: in std_logic;
Emu_SW02_A	: in std_logic;
Emu_SW03_A	: in std_logic;
Emu_SW04_A	: in std_logic;
Emu_SW05_A	: in std_logic;
Emu_SW06_A	: in std_logic;

## --Phase B Inputs

Emu_SW01_B	: in std_logic;
Emu_SW02_B	: in std_logic;
Emu_SW03_B	: in std_logic;
Emu_SW04_B	: in std_logic;
Emu_SW05_B	: in std_logic;
Emu_SW06_B	: in std_logic;

--Phase C Inputs

Emu_SW01_C	: in std_logic;
Emu_SW02_C	: in std_logic;
Emu_SW03_C	: in std_logic;
Emu_SW04_C	: in std_logic;
Emu_SW05_C	: in std_logic;
Emu_SW06_C	: in std_logic;

	HP_Done : in std_logic; Signal coming from DSP_Hot-	
Patch module saying	that hot-patch i	s completed
	Boot_Done	: in std_logic; Signal to inform that the boot loading is
done		
	Boot_Wrkn	: in std_logic; Signal to inform that the boot loading is
working		
	Emu_EN	: out std_logic; Start the emulation
	HP_EN	: out std_logic; Signal sent to DSP_Hot-Patch
module to enable HP	PROCESS	
	DSPEnable	: out std_logic; Enable the DSP to generate the signals
	Error	: out std_logic; Signal error to stop all other PROCESSes
	DSP1_Act	: in std_logic

--debug\_FW\_Val\_E1: out std\_logic;

--debug\_FW\_Val\_E2: out std\_logic;

--debug\_FW\_Val\_E3: out std\_logic;

--debug\_FW\_Val\_E4: out std\_logic;

--debug\_FW\_Val\_E5: out std\_logic;

--debug\_FW\_Val\_EN: out std\_logic

);

END COMPONENT;

BEGIN ------ BEGIN ------

\_\_\_\_\_

----- Instantiate Internal Oscillator ------

Int\_OSC: OSCH PORT MAP (

STDBY => OSC\_Stdby,

OSC => OSC\_Out,

SEDSTDBY => OSC\_SEDSTDBY

);

------ Instantiate PLL ------

PLL\_1: PLL\_Clk PORT MAP (

ClkI => OSC\_Out,

```
ClkOP => clk,
```

Lock =>Pll\_Lock

);

----- Instantiate Bus\_Master -----

BM: Digital\_Twin\_Bus\_Master PORT MAP (

clk	=> clk,
rst	=> System_rst,
Data	=> Data,
Addr	=> Addr,
Xrqst	=> Xrqst,
XDat	=> XDat,
YDat	=> YDat,
BusRqst	=> BusRqst,
BusCtrl	=> BusCtrl,
Flash_CSSPIN	=> Flash_CSSPIN,
Flash_MCLK	=> Flash_MCLK,
Flash_SISPI	=> Flash_SISPI,
Flash_SPISO	=> Flash_SPISO,
Flash_WPn	=> Flash_WPn,
Flash_HOLDn	=> Flash_HOLDn,

Reset\_Flash\_Button => Btna

);

----- Instantiate RS232\_Usr\_Int ------

```
RS232_Usr: RS232_Usr_Int
```

Generic Map

(

)

Baud => 9600, -- Baud Rate Clk\_In => Clk\_Freq --Input Clk PORT MAP (

clk => clk,

```
rst => System_rst,
```

```
rs232_rcv => SCI_RX,
```

rs232\_xmt => SCI\_TX,

Data => Data,

Addr => Addr,

Xrqst => Xrqst,

XDat => XDat,

YDat => YDat,

BusRqst => BusRqst(1), -- Was 3

BusCtrl => BusCtrl(1) -- Was 3

```
);
```

--DSP

```
RS232_Usr_DSP: RS232_Usr_Int
 Generic Map
  (
        Baud => 9600,
                           -- Baud Rate
        Clk_In => Clk_Freq --
                                  Input Clk
  )
 PORT MAP (
clk => clk,
rst => System_rst,
rs232_rcv => SCI_RX_DSP,
rs232_xmt => SCI_TX_DSP,
Data => Data,
Addr => Addr,
Xrqst => Xrqst,
XDat => XDat,
YDat => YDat,
BusRqst => BusRqst(2), -- Was 3
BusCtrl => BusCtrl(2) -- Was 3
```

--Webserver

);

RS232\_Usr\_Webserver: RS232\_Usr\_Int

Generic Map

```
(
Baud =>9600, -- Baud Rate
Clk_In => Clk_Freq -- Input Clk
)
PORT MAP (
clk => clk,
rst => System_rst,
rs232_rcv => SCI_RX_Webserver,
rs232_xmt => SCI_TX_Webserver,
 Data => Data,
 Addr => Addr,
Xrqst => Xrqst,
 XDat => XDat,
 YDat => YDat,
 BusRqst => BusRqst(5), -- Was 3
BusCtrl => BusCtrl(5) -- Was 3
```

);

----- Instantiate Boot\_Ctrl -----

Boot\_Ctrl: Digital\_Twin\_Bootloader\_Control

PORT MAP (

- clk => clk,
- rst => System\_rst,

Data	=> Data,
Addr	=> Addr,
Xrqst	=> Xrqst,
XDat	=> XDat,
YDat	=> YDat,
BusRqst	=> BusRqst(0),
BusCtrl	=> BusCtrl(0),
Error	=> Error,
Boot_Wrkn	=> Boot_Wrkn,
Boot_Done	=> Boot_Done,
HP_EN	=> HP_EN,
Bootload_EN	=> Bootload_EN,
FW_Type	=> FW_Type,
DT_EN	=> DT_EN,
DT_Rst	=> DT_Rst

);

----- Instantiate Bootloader ------

Bootload: Digital\_Twin\_Bootloader

generic map

(

Baud	=>9600,	9,600 bps
clk_in	=> Clk_Freq25M	Hz

port map (

)

clk	=> clk,
rst	=> System_rst,
Bootload_EN	=> Bootload_EN,
FW_Type	=> FW_Type,
Bootload_Wrkn	=> Boot_Wrkn,
Bootload_Done	=> Boot_Done,
DSP_rcv	=> DSP_rcv,

--FW\_BIT\_OUT, ---- THIS FW\_BIT\_OUT SIGNAL IS ONLY USED FOR THIS TEST, USUALLY THIS CONNECTS TO THE SERIAL PORT OF THE DSP THROUGH DIMM B OR DIMM C DEPENDING ON THE DSP, AND IT IS NOW CONNECTED THROUGH THE HP PROCESS BELOW ----

DSP\_xmt => DSP\_xmt, --xmt, ---- THIS xmt SIGNAL IS ONLY FOR THIS TEST, AND NEEDS TO BE INITIALIZED TO 1 ----

 $DSP_Rst => DSP_Rst,$ 

--DSP\_Rst, ---- ONLY FOR THIS TEST, USUALLY CONNECTS TO THE EXTERNAL GPIO PIN THAT IS SOLDERED TO THE DSP TO BE ABLE TO RESET IT, AND IT IS NOW CONNECTED THROUGH THE HP PROCESS BELOW ----

Addr => Addr,

Xrqst => Xrqst,

XDat	=> XDat,
YDat	=> YDat,
BusRqst	=> BusRqst(4),
BusCtrl	=> BusCtrl(4)

);

```
----- Instantiate Reset_Cnt_8 -----
```

Reset\_Cnt: Std\_Counter

generic map

(

Width => 8

)

port map (

clk => OSC\_Out, rst=> Reset\_Cnt\_rst, INC=> Reset\_Cnt\_INC,

Count=>Reset\_Cnt\_out

);

----- Instantiate HP -----

HP\_Set: Digital\_Twin\_Hot\_Patch\_Control

PORT MAP (

clk => clk,

rst => System\_rst, EN => HP\_EN, DSP1\_Act\_Out => DSP1\_Act\_HP\_Out, DSP\_Sync => DSP\_Sync\_HP, Done => HP\_Done

);

----- Instantiate Emu\_Ctrl -----

Emu\_Ctrl: Digital\_Twin\_Emulation\_Control

PORT MAP (

clk => clk,

rst => System\_rst,

Emu\_EN => Emu\_EN,

Data => Data,

 $Addr \quad => Addr,$ 

- Xrqst => Xrqst,
- XDat => XDat,
- YDat => YDat,

BusRqst => BusRqst(3),

BusCtrl => BusCtrl(3),

-- Phase A

 $Emu_SW01_A => Emu_SW01_A$ ,

 $Emu_SW02_A \Longrightarrow Emu_SW02_A$ ,

Emu\_SW03\_A => Emu\_SW03\_A,

 $Emu_SW04_A => Emu_SW04_A$ ,

 $Emu_SW05_A => Emu_SW05_A$ ,

 $Emu_SW06_A \Longrightarrow Emu_SW06_A$ ,

-- Phase B

Emu\_SW01\_B => Emu\_SW01\_B,

 $Emu_SW02_B => Emu_SW02_B$ ,

 $Emu_SW03_B => Emu_SW03_B$ ,

Emu\_SW04\_B => Emu\_SW04\_B,

 $Emu_SW05_B => Emu_SW05_B$ ,

Emu\_SW06\_B => Emu\_SW06\_B,

-- Phase C

Emu\_SW01\_C => Emu\_SW01\_C,

Emu\_SW02\_C => Emu\_SW02\_C,

 $Emu_SW03_C => Emu_SW03_C$ ,

Emu\_SW04\_C => Emu\_SW04\_C,

Emu\_SW05\_C => Emu\_SW05\_C,

Emu\_SW06\_C => Emu\_SW06\_C,

Error => Error,

);

----- Instantiate Firmware Validation\_EN -----

## FW\_Valid: Digital\_Twin\_Firmware\_Validation

### PORT MAP

(

clk	=> clk,	
rst	=> System_rst,	
Data	=> Data,	
Addr	=> Addr,	
Xrqst	=> Xrqst,	
XDat	=> XDat,	
YDat	=> YDat,	
BusRqst	=> BusRqst(6),	
BusCtrl	=> BusCtrl(6),	
Phase A		
Emu_SW01_A => Emu_SW01_A,		
Emu_SW02_A => Emu_SW02_A,		
Emu_SW03_A => Emu_SW03_A,		
Emu_SW04_A => Emu_SW04_A,		
Emu_SW05_A => Emu_SW05_A,		
Emu_SW06_A => Emu_SW06_A,		

-- Phase B

Emu\_SW01\_B => Emu\_SW01\_B,

Emu\_SW02\_B => Emu\_SW02\_B,

Emu\_SW03\_B => Emu\_SW03\_B,

Emu\_SW04\_B => Emu\_SW04\_B,

Emu\_SW05\_B => Emu\_SW05\_B,

Emu\_SW06\_B => Emu\_SW06\_B,

-- Phase C

Emu\_SW01\_C => Emu\_SW01\_C,

Emu\_SW02\_C => Emu\_SW02\_C,

Emu\_SW03\_C => Emu\_SW03\_C,

Emu\_SW04\_C => Emu\_SW04\_C,

Emu\_SW05\_C => Emu\_SW05\_C,

Emu\_SW06\_C => Emu\_SW06\_C,

HP\_Done => HP\_Done,

Boot\_Done => Boot\_Done,

Boot\_Wrkn => Boot\_Wrkn,


 $Emu_EN \implies Emu_EN,$ 

 $HP_EN => HP_EN,$ 

DSPEnable => DSPEnable,

Error => Error,

DSP1\_Act => DSP1\_Act



);

----- Oscillator -----

OSC\_Stdby <= '0';

----- Tie unused ports to '0'-----

BusRqst(9 downto 7)  $\leq$  (others  $\geq$  '0');

----- Reset Block1 -----

Reset\_Blk1: PROCESS

BEGIN

wait until OSC\_Out'event and OSC\_Out = '1';

IF (PLL\_Lock ='0') THEN

Reset\_Cnt\_rst <= '0';

else

Reset\_Cnt\_rst <= '1';

END IF;

END PROCESS;

----- Reset Block -----

Reset\_Blk: PROCESS

BEGIN

wait until OSC\_Out'event and OSC\_Out = '1';

IF (Reset\_Cnt\_out < X"7F") THEN --7F = 127

System\_rst <= '0';

Reset\_Cnt\_INC <='1';</pre>

else

System\_rst <= '1';

Reset\_Cnt\_INC <='0';

END IF;

END PROCESS;

----- Setting DSP1 assignment and debug signals ------

DSP1\_Act\_Set: PROCESS

BEGIN

wait until clk'event and clk = '1';

IF (System\_rst = '0') THEN

DSP1\_Act <= '1';

else

```
DSP1_Act <= DSP1_Act_HP_Out;
```

END IF;

--debug\_emu\_Q1\_Q6\_A <= Emu\_SW01\_A; --debug\_emu\_Q4\_Q5\_A <= Emu\_SW04\_A; --debug\_emu\_Q1\_Q6\_B <= Emu\_SW01\_B; --debug\_emu\_Q4\_Q5\_B <= Emu\_SW04\_B; --debug\_emu\_Q1\_Q6\_C <= Emu\_SW01\_C; --debug\_emu\_Q4\_Q5\_C <= Emu\_SW04\_C; --debug\_error <= Error;</pre>

END PROCESS;

----- Main Routing PROCESS (Combinatorial) ------

PROCESS (SCI\_RX, DSP\_Rst, DSP\_rcv, DSP1\_Act)

BEGIN

IF (DSP1\_Act = '1') THEN

DSP1\_DSPEnable <= '1'; -- Enable the DSP1 to generate the

PWMs

IF (DIMM\_B\_GPIO\_60 = '1' AND DIMM\_B\_GPIO\_61 = '0')

THEN -- Consider the PWMs only if the DSP outputs are enabled

----- DSP 1 Active -----

-- Invert signals --

-- Phase A

 $Q1_A \ll NOT(DSP1_01_A);$ 

- Q2\_A <= NOT(DSP1\_02\_A);
- Q3\_A <= NOT(DSP1\_03\_A);
- Q4\_A <= NOT(DSP1\_04\_A);
- -- Phase B
- Q1\_B <= NOT(DSP1\_01\_B);
- Q2\_B <= NOT(DSP1\_02\_B);
- Q3\_B <= NOT(DSP1\_03\_B);
- Q4\_B <= NOT(DSP1\_04\_B);
- -- Phase C
- Q1\_C <= NOT(DSP1\_01\_C);
- Q2\_C <= NOT(DSP1\_02\_C);
- Q3\_C <= NOT(DSP1\_03\_C);
- Q4\_C <= NOT(DSP1\_04\_C);
- -- Phase A SW01\_A <= Q1\_A; SW02\_A <= Q2\_A; SW03\_A <= Q3\_A; SW04\_A <= Q4\_A; SW05\_A <= Q4\_A; -- Same as PWM 04 SW06\_A <= Q1\_A; -- Same as PWM 01 -- Phase B SW01\_B <= Q1\_B;

SW02\_B <= Q2\_B; SW03\_B <= Q3\_B; SW04\_B <= Q4\_B; SW05\_B <= Q4\_B; -- Same as PWM 04 SW06\_B <= Q1\_B; -- Same as PWM 01 -- Phase C SW01\_C <= Q1\_C; SW02\_C <= Q2\_C; SW03\_C <= Q3\_C; SW04\_C <= Q4\_C; SW05\_C <= Q4\_C; -- Same as PWM 04 SW06\_C <= Q1\_C; -- Same as PWM 01

ELSE

--- Phase A SW01\_A <= '1'; SW02\_A <= '1'; SW03\_A <= '1'; SW04\_A <= '1'; SW05\_A <= '1'; SW06\_A <= '1'; --- Phase B SW01\_B <= '1'; SW02\_B <= '1';

# END IF;

DSP 2 Emulation
DSP 2 Enable DSP
DSP2_DSPEnable <= DSPEnable;
Phase A
Emu_SW01_A <= DSP2_01_A;
Emu_SW02_A <= DSP2_02_A;
Emu_SW03_A <= DSP2_03_A;
Emu_SW04_A <= DSP2_04_A;
Emu_SW05_A <= DSP2_04_A; Same as PWM 04
Emu_SW06_A <= DSP2_01_A; Same as PWM 01

-- Phase B

 $Emu_SW01_B \le DSP2_01_B;$   $Emu_SW02_B \le DSP2_02_B;$   $Emu_SW03_B \le DSP2_03_B;$   $Emu_SW04_B \le DSP2_04_B;$   $Emu_SW05_B \le DSP2_04_B;$   $= DSP2_04_B;$  = Same as PWM 04  $Emu_SW06_B \le DSP2_01_B;$  = Same as PWM 01 = Phase C  $Emu_SW01_C \le DSP2_01_C;$   $Emu_SW02_C \le DSP2_02_C;$   $Emu_SW03_C \le DSP2_03_C;$   $Emu_SW04_C \le DSP2_04_C;$   $Emu_SW05_C \le DSP2_04_C;$   $= DSP2_04_C;$   $= SW06_C \le DSP2_01_C;$  = Same as PWM 04  $= SW06_C \le DSP2_01_C;$  = Same as PWM 04  $= SW06_C \le DSP2_01_C;$  = Same as PWM 04

DIMM\_C\_GPIO30 <= DSP\_Sync\_HP; DIMM\_B\_GPIO30 <= DSP\_Sync\_HP;

\_\_\_\_\_

LED\_A <= '0'; LED\_B <= '1';

LED\_C <= '1';

IDC\_D\_GPIO\_02 <= '1'; ---- Reset is active

low, and 1(NO Reset) is routed to pin 00 of IDC B (DSP1 is Active)

IDC\_D\_GPIO\_03 <= DSP\_Rst; ---- DSP\_Rst

signal(Bootloader) routed to pin 00 of IDC C (DSP2 is Stand-By)

-- DSP 1 Active (DIMM\_B), communicate through MODBUS,

while DSP 2 is able to bootload

-- DSP 1 (Modbus)

DIMM\_B\_SCI\_RX <= SCI\_TX\_DSP; ---- Stop bit is high,

and is sent to the serial receiver of DIMM B (DSP1 is Active)

SCI\_RX\_DSP <= DIMM\_B\_SCI\_TX;

-- DSP 2 (Bootloading)

DIMM\_C\_SCI\_RX <= DSP\_rcv; ---- DSP\_rsv

signal(Bootloader) is routed to the serial receiver of DIMM C (DSP2 is Stand-By)

DSP\_xmt <= DIMM\_C\_SCI\_TX;

IDC\_D\_GPIO\_00 <= DIMM\_B\_GPIO\_32; -- Relay #1 IDC\_D\_GPIO\_01 <= DIMM\_B\_GPIO\_33; -- Relay #2

Jinan\_01 <= DIMM\_B\_GPIO\_48; Jinan\_02 <= DIMM\_B\_GPIO\_84; Jinan\_03 <= DIMM\_B\_GPIO\_86;

ELSE

----- DSP 2 Active -----

DSP2\_DSPEnable <= '1'; -- Enable the DSP2 to generate the

**PWMs** 

IF (DIMM\_C\_GPIO\_60 = '1' AND DIMM\_C\_GPIO\_61 = '0')

THEN -- Consider the PWMs only if the DSP outputs are enabled

-- Invert signals --- Phase A
Q1\_A <= NOT(DSP2\_01\_A);</li>
Q2\_A <= NOT(DSP2\_02\_A);</li>
Q3\_A <= NOT(DSP2\_03\_A);</li>
Q4\_A <= NOT(DSP2\_04\_A);</li>
-- Phase B
Q1\_B <= NOT(DSP2\_01\_B);</li>
Q2\_B <= NOT(DSP2\_02\_B);</li>

 $Q3_B \le NOT(DSP2_03_B);$ 

 $Q4_B \ll NOT(DSP2_04_B);$ 

-- Phase C

 $Q1\_C <= NOT(DSP2\_01\_C);$ 

Q2\_C <= NOT(DSP2\_02\_C);

Q3\_C <= NOT(DSP2\_03\_C);

Q4\_C <= NOT(DSP2\_04\_C);

-- Phase A SW01\_A <= Q1\_A; SW02\_A <= Q2\_A; SW03\_A <= Q3\_A; SW04\_A <= Q4\_A; SW05\_A <= Q4\_A; -- Same as PWM 04 SW06\_A <= Q1\_A; -- Same as PWM 01 -- Phase B SW01\_B <= Q1\_B; SW02\_B <= Q2\_B; SW03\_B <= Q3\_B; SW04\_B <= Q4\_B; SW05\_B <= Q4\_B; -- Same as PWM 04 SW06\_B <= Q1\_B; -- Same as PWM 01 -- Phase C

# ELSE

Phase A		
SW01_A <= '1';		
SW02_A <= '1';		
SW03_A <= '1';		
SW04_A <= '1';		
SW05_A <= '1';		
SW06_A <= '1';		
Phase B		
SW01_B <= '1';		
SW02_B <= '1';		
SW03_B <= '1';		
SW04_B <= '1';		
SW05_B <= '1';		
SW06_B <= '1';		
Phase C		
SW01_C <= '1';		

SW02_C <= '1';
SW03_C <= '1';
SW04_C <= '1';
SW05_C <= '1';
SW06_C <= '1';

#### END IF;

----- DSP 1 Emulation --------DSP 1 Enable DSP DSP1\_DSPEnable <= DSPEnable; -- Phase A Emu\_SW01\_A <= DSP1\_01\_A; Emu\_SW02\_A <= DSP1\_02\_A; Emu\_SW03\_A <= DSP1\_03\_A; Emu\_SW04\_A <= DSP1\_04\_A; Emu\_SW05\_A <= DSP1\_04\_A; Emu\_SW06\_A <= DSP1\_01\_A; -- Phase B Emu\_SW01\_B <= DSP1\_01\_B; Emu\_SW02\_B <= DSP1\_02\_B; Emu\_SW03\_B <= DSP1\_03\_B; Emu\_SW04\_B <= DSP1\_04\_B; Emu\_SW05\_B <= DSP1\_04\_B; Emu\_SW06\_B <= DSP1\_01\_B;

-- Phase C

Emu\_SW01\_C <= DSP1\_01\_C; Emu\_SW02\_C <= DSP1\_02\_C; Emu\_SW03\_C <= DSP1\_03\_C; Emu\_SW04\_C <= DSP1\_04\_C; Emu\_SW05\_C <= DSP1\_04\_C; Emu\_SW06\_C <= DSP1\_01\_C;

DIMM\_C\_GPIO30 <= DSP\_Sync\_HP; DIMM\_B\_GPIO30 <= DSP\_Sync\_HP;

-----

LED\_A <= '1'; LED\_B <= '0'; LED\_C <= '1'; LED\_D <= '1'; LED\_E <= '1'; LED\_F <= '1'; LED\_G <= '1'; LED\_G <= '1';

IDC\_D\_GPIO\_02 <= DSP\_Rst; ---- DSP\_Rst

signal(Bootloader) routed to pin 00 of IDC B (DSP1 is Stand-By)

IDC\_D\_GPIO\_03 <= '1'; ---- Reset is active low, and 1(NO

Reset) is routed to pin 00 of IDC C (DSP2 is Active)

-- DSP 2 Active (DIMM\_C), communicate through MODBUS,

while DSP 1 is able to bootload

-- DSP 1 (Bootloading)

DIMM\_B\_SCI\_RX <= DSP\_rcv; ---- DSP\_rsv

signal(Bootloader) is routed to the serial receiver of DIMM B (DSP1 is Stand-By)

DSP\_xmt <= DIMM\_B\_SCI\_TX;

-- DSP 2 (Modbus)

DIMM\_C\_SCI\_RX <= SCI\_TX\_DSP; ---- Stop bit is high,

and is sent to the serial receiver of DIMM C (DSP2 is Active)

SCI\_RX\_DSP <= DIMM\_C\_SCI\_TX;

IDC\_D\_GPIO\_00 <= DIMM\_C\_GPIO\_32; -- Relay #1

IDC\_D\_GPIO\_01 <= DIMM\_C\_GPIO\_33; -- Relay #2

Jinan\_01 <= DIMM\_C\_GPIO\_48;

Jinan\_02 <= DIMM\_C\_GPIO\_84;

Jinan\_03 <= DIMM\_C\_GPIO\_86;

END IF;

IDC\_B\_GPIO\_06 <= '1'; IDC\_B\_GPIO\_07 <= '1'; IDC\_B\_GPIO\_08 <= '1'; IDC\_B\_GPIO\_09 <= '1'; IDC\_B\_GPIO\_10 <= '1';

IDC\_B\_GPIO\_11 <= '1';

IDC\_B\_GPIO\_12 <= '1';

IDC\_B\_GPIO\_13 <= '1';

IDC\_B\_GPIO\_14 <= '1';

IDC\_B\_GPIO\_15 <= '1';

IDC\_B\_GPIO\_16 <= '1';

IDC\_B\_GPIO\_17 <= '1';

IDC\_C\_GPIO\_06 <= '1';

IDC\_C\_GPIO\_07 <= '1';

IDC\_C\_GPIO\_08 <= '1';

IDC\_C\_GPIO\_09 <= '1';

IDC\_C\_GPIO\_10 <= '1';

IDC\_C\_GPIO\_11 <= '1';

END PROCESS;

END Behavioral;

#### A-2: Firmware Validation

\_\_\_\_\_

-- Company: University of Arkansas (NCREPT)

-- Engineer: Estefano Soria and Paulo Custodio

--

Create Date:	11/18/2021
Project Name:	Digital_Twin
Module Name:	Firmware_Validation
Project Name:	Digital_Twin_Firmware_Validation
Target Devices:	LCMXO2-7000HC-4FG484C (UCB v1.4a)
Tool versions:	Lattice Diamond_x64 Build 3.11

-- Description:

-- This module uses different components to test the firmware and integrates them to generate an

error in case

-- one or more components detects an issue.

---

---- PinOut:

--

-- Revision: V1.1

-- v3.26.22 - Components added: Deadtime, Timer, Fundamental Frequency Detector,

-- v5.26.22 - Polish and comments removed/added

--

# -- Additional Comments:

\_\_\_\_\_

Library IEEE;

--

Library STD;

use IEEE.std\_logic\_1164.all;

use ieee.std\_logic\_unsigned.all;

use ieee.numeric\_std.all;

use STD.textio.all;

use IEEE.std\_logic\_textio.all;

library machxo2;

use machxo2.all;

library work;

use work.Digital\_Twin\_Common.all;

entity Digital\_Twin\_Firmware\_Validation is

Port

(

clk : in STD\_LOGIC;

# rst : in STD\_LOGIC;

Data : INOUT std\_logic\_vector(15 downto 0);

Addr : OUT std\_logic\_vector(15 downto 0);

Xrqst : OUT std\_logic;

XDat : IN std\_logic;

YDat : OUT std\_logic;

BusRqst : OUT std\_logic;

BusCtrl : IN std\_logic;

--Phase A Inputs

Emu_SW01_A	: in std_logic;
Emu_SW02_A	: in std_logic;
Emu_SW03_A	: in std_logic;
Emu_SW04_A	: in std_logic;
Emu_SW05_A	: in std_logic;
Emu_SW06_A	: in std_logic;

--Phase B Inputs

Emu_SW01_B	: in std_logic;
Emu_SW02_B	: in std_logic;
Emu_SW03_B	: in std_logic;

Emu_SW04_B	: in std_logic;
Emu_SW05_B	: in std_logic;
Emu_SW06_B	: in std_logic;

# --Phase C Inputs

Emu_SW01_C	: in std_logic;
Emu_SW02_C	: in std_logic;
Emu_SW03_C	: in std_logic;
Emu_SW04_C	: in std_logic;
Emu_SW05_C	: in std_logic;
Emu_SW06_C	: in std_logic;

HP_Done : in std_logic; Signal coming from DSP_Hot-Patch	h
--	---

module saying that hot-patch is completed

Boot_Done	: in std_logic; Signal to inform that the boot loading is done
Boot_Wrkn	: in std_logic; Signal to inform that the boot loading is working
Emu_EN	: out std_logic; Start the emulation
HP_EN	: out std_logic; Signal sent to DSP_Hot-Patch module to

## enable HP PROCESS

DSPEnable : out std\_logic; -- Enable the DSP to generate the signals to

emulate

--Debug\_FW\_Val: out std\_logic;

Error : out std\_logic; -- Signal error to stop all other processes DSP1\_Act : in std\_logic

--debug\_FW\_Val\_E1 : out std\_logic;

--debug\_FW\_Val\_E2 : out std\_logic;

--debug\_FW\_Val\_E3 : out std\_logic;

--debug\_FW\_Val\_E4 : out std\_logic;

--debug\_FW\_Val\_E5 : out std\_logic;

--debug\_FW\_Val\_EN : out std\_logic

);

END Digital\_Twin\_Firmware\_Validation;

ARCHITECTURE Behavioral of Digital\_Twin\_Firmware\_Validation is

type state\_type is (

S0,S1,S2,S3,S4,S5,S6,S7,S8,S9,

\$10,\$11,\$12,\$13,\$14,\$15,\$16,\$17,\$18,\$19,

S20, S21, S22, S23, S24, S25, S26, S27, S28, S29,

\$30,\$31,\$32,\$33,\$34,\$35,\$36,\$37,\$38,\$39,

S40, S41, S42, S43, S44, S45, S46, S47, S48, S49,

\$50,\$51,\$52,\$53,\$54,\$55,\$100,\$101,\$102,\$103,\$104,\$\_error

);

signal CS, NS, CS\_Chk, NS\_Chk, CS\_ShCrk, NS\_ShCrk, CS\_DeadT, NS\_DeadT : state\_type;

----- Bad Firmware -----

signal Bad\_Firmware : std\_logic := '0'; -- IF all Bad\_FW are OFF THEN Bad\_Firmware is OFF. IF it is ever ON, THEN backup FW is EN.

----- Bus Interface Signals -----

signal Bus\_Int1\_Busy : std\_logic := '0';

signal Bus\_Int1\_WE : std\_logic := '0';

signal Bus\_Int1\_RE : std\_logic := '0';

signal Bus\_Int1\_AddrIn : std\_logic\_vector (15 downto 0) := (others => '0');

signal Bus\_Int1\_DataIn : std\_logic\_vector (15 downto 0) := (others => '0');

signal Bus\_Int1\_DataOut : std\_logic\_vector (15 downto 0) := (others => '0');

----- Registers ------

-- Hot Patch

signal LD\_HP\_EN : std\_logic := '0'; -- Enable

signal Temp\_HP\_EN : std\_logic := '0'; -- Enable

signal LD_HP_Done	: std_logic := '0'; Done
-------------------	--------------------------

signal HP\_Done\_reg\_o : std\_logic := '0'; -- Done

-- Bad Firmware: Short Circuit

-- Bad Firmware: Dead Time

signal Bad\_FW2 : std\_logic := '0';

-- Bad Firmware: Fundamental Frequency

signal Bad\_FW3 : std\_logic := '0';

-- Bad Firmware: Fast Frequency

signal Bad\_FW4 : std\_logic := '0';

-- Bad Firmware: Timer Error signal Bad\_FW5 : std\_logic := '0';

-- Check

signal LD\_EN\_Chk : std\_logic := '0'; signal EN\_Chk\_reg\_o : std\_logic := '0'; signal EN\_Chk : std\_logic := '0';

signal LD\_Stop\_Chk : std\_logic := '0';

signal Temp\_Stop\_Chk : std\_logic := '0';

-- Boot

signal LD_Boot_Done	: std_logic := '0';
signal Boot_Done_reg_o	: std_logic := '0';
signal LD_Boot_Wrkn	: std_logic := '0';
signal Boot_Wrkn_reg_o	: std_logic := '0';

-- Emulation

signal LD_Emu_EN	: std_logic := '0';
signal Temp_Emu_EN	: std_logic := '0';

Hot Patch Command	
signal LD_HP_Cmd	: std_logic := '0';
signal Temp_HP_Cmd	: std_logic_vector (15 downto 0) := (others => '0');
signal HP_Cmd	: std_logic_vector (15 downto 0) := (others

=> '0');

-- Error signal LD\_Error : std\_logic := '0'; signal Temp\_Error : std\_logic := '0';

signal LD\_Err\_Type : std\_logic := '0';

signal Temp_Err_Type	: std_logic_vector (15 downto 0) := (others => '0');
signal Err_Type	: std_logic_vector (15 downto 0) := (others => '0');

-- Variable Data (used to collect data from the Bus)

```
signal LD_Vrble_Data : std_logic := '0';
signal Temp_Vrble_Data : std_logic_vector (15 downto 0) := (others => '0');
signal Vrble_Data : std_logic_vector (15 downto 0) := (others => '0');
```

-- Validation Start

signal LD_Val_Start	: std_logic := '0';
signal Temp_Val_Start	: std_logic := '0';
signal Val_Start	: std_logic := '0';

----- Counters ------

-- Bus

signal CntBus\_INC : std\_logic := '0';

signal CntBus\_Rst : std\_logic := '0';

signal CntBus\_Out : std\_logic\_vector(15 downto 0) := (others => '0');

-- Delay

signal CntDelay\_INC : std\_logic := '0';

signal CntDelay\_Rst : std\_logic := '0';

signal CntDelay\_Out : std\_logic\_vector(7 downto 0) := (others => '0');

-- PreChk is used to count the fundamental period, to make sure that the erro checkings keep running for this period

signal Cnt\_PreChk\_INC : std\_logic := '0'; signal Cnt\_PreChk\_Rst : std\_logic := '0'; signal Cnt\_PreChk\_Out : std\_logic\_vector(31 downto 0) := (others => '0'); ------ End of counters ------

-- Fundamental Frequency Error flags

# -- Fundamental Frequency Debug

### --signal debug\_FF\_detector : std\_logic;

#### -- Fast Frequency Error flags

signal FastFrequency\_error\_SW02\_C : std\_logic := '0'; signal FastFrequency\_error\_SW03\_C : std\_logic := '0'; -- Timer Done Flag signal DisableTimer : std\_logic := '0'; -- DeadTime Error flags -- Phase A signal Dead\_Time\_SW\_16\_45\_A : std\_logic := '0'; -- Deadtime between Q1/Q6 and Q4/Q5signal Dead\_Time\_SW\_45\_16\_A : std\_logic := '0'; -- Deadtime between Q4/Q5 and Q1/Q6 -- Phase B signal Dead\_Time\_SW\_16\_45\_B : std\_logic := '0'; -- Deadtime between Q1/Q6 and Q4/Q5 signal Dead\_Time\_SW\_45\_16\_B : std\_logic := '0'; -- Deadtime between Q4/Q5 and Q1/Q6 -- Phase C signal Dead\_Time\_SW\_16\_45\_C : std\_logic := '0'; -- Deadtime between Q1/Q6 and Q4/Q5 signal Dead\_Time\_SW\_45\_16\_C : std\_logic := '0'; -- Deadtime between Q4/Q5 and Q1/Q6

-- Watchdog signals

```
signal LD_DisableWatchdog : std_logic := '0';
signal DisableWatchdogReg
                            : std_logic := '0';
signal Temp_DisableWatchdog : std_logic := '0';
----- Components -----
-- Declare Counter
COMPONENT Std_Counter is
generic
(
     Width : integer
                   --width of counter
);
PORT
(
     INC,rst,clk: in std_logic;
     Count: out STD_LOGIC_VECTOR(Width-1 downto 0)
);
END COMPONENT;
-- Declare Bus Interface
COMPONENT Bus_Int
```

PORT

(

clk : IN std\_logic;

rst : IN std\_logic;

DataIn : IN std\_logic\_vector(15 downto 0);

DataOut : OUT std\_logic\_vector(15 downto 0);

AddrIn : IN std\_logic\_vector(15 downto 0);

WE : IN std\_logic;

RE : IN std\_logic;

Busy : OUT std\_logic;

Data : INOUT std\_logic\_vector(15 downto 0);

Addr : OUT std\_logic\_vector(15 downto 0);

Xrqst : OUT std\_logic;

XDat : IN std\_logic;

YDat : OUT std\_logic;

BusRqst : OUT std\_logic;

BusCtrl : IN std\_logic

);

END COMPONENT;

-- Declare Deadtime COMPONENT Digital\_Twin\_DeadTime

PORT

(

clk	: in std_logic;
rst	: in std_logic;
DeadTime_Enable	: in std_logic;
DeadTimeError	: out std_logic;

Emu\_SW01 : in std\_logic; Emu\_SW06 : in std\_logic; Emu\_SW04 : in std\_logic;

Emu\_SW05 : in std\_logic

);

```
END COMPONENT;
```

-- Declare Fundamental Frequency Detector

## COMPONENT FF\_detector is

generic (

```
maxValue : std_logic_vector(19 downto 0) := X"67C28"; -- 668A0h =
```

```
59.5Hz = 420,000 clock cycles + 5,000 margin
```

```
minValue : std_logic_vector(19 downto 0) := X"64D48" -- 64D48h =
```

60.5Hz = 413,000 clock cycles

); port (

--debug\_FF\_detector : out std\_logic;

SW	: in std_logic;
enable_ff_check	: in std_logic;
stop	: in std_logic;
clk	: in std_logic;
rst	: in std_logic;
FF_det_error	: out std_logic

);

END COMPONENT;

# COMPONENT FastFrequency\_detector is

port

(

--debug\_FF\_detector : out std\_logic;

SW	: in std_logic;
enable_ff_check	: in std_logic;
stop	: in std_logic;
clk	: in std_logic;
rst	: in std_logic;
FF_det_error	: out std_logic

);

# END COMPONENT;

# COMPONENT timer\_detector is

# PORT

(

enable : in std\_logic;

done : in std\_logic;

clk : in std\_logic;

rst : in std\_logic;

timer\_error : out std\_logic

);

# END COMPONENT;

# COMPONENT Digital\_Twin\_ShortCircuit is

PORT

(

Inputs		
clk	: in std_logic;	
rst	: in std_logic;	
ShCrkEnable : in std_logic;		
Cnt_PreChk_Out	: in std_logic_vector(31 downto 0);	
Emu_SW01_A	: in std_logic;	
Emu_SW04_A	: in std_logic;	
Emu_SW05_A	: in std_logic;	
Emu_SW06_A	: in std_logic;	

Emu_SW01_B	: in std_logic;
Emu_SW04_B	: in std_logic;
Emu_SW05_B	: in std_logic;
Emu_SW06_B	: in std_logic;

Emu_SW01_C	: in std_logic;
Emu_SW04_C	: in std_logic;
Emu_SW05_C	: in std_logic;
Emu_SW06_C	: in std_logic;

-- Outputs

DisableTimer : out std\_logic;

Bad\_FW1 : out std\_logic

);

END COMPONENT;

# BEGIN

-- Instantiate Delay\_Cnt Delay\_Cnt: Std\_Counter generic map (

158

```
Width => 8
```

)

port map(

```
clk => clk,
rst=> CntDelay_rst,
INC=> CntDelay_INC,
Count=> CntDelay_Out
```

);

```
-- Instantiate Bus_Cnt

Bus_Cnt: Std_Counter

generic map

(

Width => 16

)

port map

(

clk => clk,

rst=> CntBus_rst,

INC=> CntBus_INC,

Count=>CntBus_Out

);
```

```
-- Instantiate PreChk counter
```

Cnt\_PreChk: Std\_Counter

generic map

```
(
Width => 32
)
port map(
```

clk => clk, rst=> Cnt\_PreChk\_rst, INC=> Cnt\_PreChk\_INC, Count=> Cnt\_PreChk\_Out

```
);
```

```
-- Instantiate Bus Interface
```

Bus\_Int1: Bus\_Int

PORT MAP

(

clk => clk,

rst => rst,

DataIn => Bus\_Int1\_DataIn,

```
DataOut => Bus_Int1_DataOut,
```

AddrIn => Bus\_Int1\_AddrIn,

 $WE \Rightarrow Bus_Int1_WE$ ,

RE => Bus\_Int1\_RE,

Busy => Bus\_Int1\_Busy,

Data => Data,

Addr => Addr,

Xrqst => Xrqst,

XDat => XDat,

YDat => YDat,

BusRqst => BusRqst,

BusCtrl => BusCtrl

);

TimerDetector: timer\_detector

### PORT MAP(

```
enable => EN_Chk_reg_o,
done => DisableTimer,
clk => clk,
rst => rst,
timer_error => Bad_FW5
```

);

-- Instantiate DeadTime betweem Q1/Q6 and Q4/Q5 for Phase A

# DeadTime\_16\_45\_A: Digital\_Twin\_DeadTime

## PORT MAP

clk

(

=> clk,

rst => rst,

DeadTime\_Enable => EN\_Chk\_reg\_o, DeadTimeError => Dead\_Time\_SW\_16\_45\_A,

Emu\_SW01 => Emu\_SW01\_A, Emu\_SW06 => Emu\_SW06\_A,

 $Emu_SW04 \Longrightarrow Emu_SW04_A$ ,

Emu\_SW05 => Emu\_SW05\_A

);

-- Instantiate DeadTime betweem Q4/Q5 and Q1/Q6 for Phase A

DeadTime\_45\_16\_A: Digital\_Twin\_DeadTime

PORT MAP

(

clk => clk, rst => rst, DeadTime\_Enable =>  $EN_Chk_reg_o$ , DeadTimeError =>  $Dead_Time_SW_45_16_A$ , Emu\_SW01 => Emu\_SW04\_A, Emu\_SW06 => Emu\_SW05\_A, Emu\_SW04 => Emu\_SW01\_A, Emu\_SW05 => Emu\_SW06\_A

);

-- Instantiate DeadTime betweem Q1/Q6 and Q4/Q5 for Phase B

DeadTime\_16\_45\_B: Digital\_Twin\_DeadTime

PORT MAP

(

clk	=> clk,
rst	=> rst,
DeadTime_Enable	=> EN_Chk_reg_o,
DeadTimeError	=> Dead_Time_SW_16_45_B,

Emu\_SW01 => Emu\_SW01\_B,

Emu\_SW06 => Emu\_SW06\_B,

Emu\_SW04 => Emu\_SW04\_B,

 $Emu_SW05 \Longrightarrow Emu_SW05_B$ 

);

-- Instantiate DeadTime betweem Q4/Q5 and Q1/Q6 for Phase B

DeadTime\_45\_16\_B: Digital\_Twin\_DeadTime

PORT MAP

(

clk => clk, rst => rst, DeadTime\_Enable => EN\_Chk\_reg\_o, DeadTimeError => Dead\_Time\_SW\_45\_16\_B,

Emu\_SW01 => Emu\_SW04\_B,

Emu\_SW06 => Emu\_SW05\_B,

Emu\_SW04 => Emu\_SW01\_B,

Emu\_SW05 => Emu\_SW06\_B

);

-- Instantiate DeadTime betweem Q1/Q6 and Q4/Q5 for Phase C

DeadTime\_16\_45\_C: Digital\_Twin\_DeadTime

#### PORT MAP

(

```
clk => clk,
rst => rst,
```

DeadTime\_Enable => EN\_Chk\_reg\_o,

```
DeadTimeError => Dead_Time_SW_16_45_C,
```

```
Emu_SW01 => Emu_SW01_C,
Emu_SW06 => Emu_SW06_C,
Emu_SW04 => Emu_SW04_C,
Emu_SW05 => Emu_SW05_C
```

);

-- Instantiate DeadTime betweem Q4/Q5 and Q1/Q6 for Phase C

DeadTime\_45\_16\_C: Digital\_Twin\_DeadTime

#### PORT MAP

(

clk	=> clk,
rst	=> rst,
DeadTime_Enable	=> EN_Chk_reg_o,
DeadTimeError	=> Dead_Time_SW_45_16_C,

Emu\_SW01 => Emu\_SW04\_C,

Emu\_SW06 => Emu\_SW05\_C,

Emu\_SW04 => Emu\_SW01\_C,

 $Emu_SW05 \Longrightarrow Emu_SW06_C$ 

);

-- Instantiate Fundamental Frequency Detector for Q1/Q6 (Phase A)

#### Fundamental\_Frequency\_Detector\_SW01\_SW06\_A: FF\_detector

# PORT MAP

(

```
--debug\_FF\_detector \Rightarrow open,
SW => Emu\_SW01\_A,
enable\_ff\_check => EN\_Chk\_reg\_o,
stop => Stop\_Chk,
clk => clk,
rst => clk,
Fs\_det\_error => FF\_error\_SW01\_A
```

```
);
```

```
--- Instantiate Fundamental Frequency Detector for Q4/Q5 (Phase A)
Fundamental_Frequency_Detector_SW04_SW05_A: FF_detector
PORT MAP
```

(

--debug\_FF\_detector => open,

SW => Emu\_SW04\_A, enable\_ff\_check => EN\_Chk\_reg\_o, stop => Stop\_Chk, clk => clk,

rst => rst,

FF\_det\_error => FF\_error\_SW04\_A

--- Instantiate Fundamental Frequency Detector for Q1/Q6 (Phase B) Fundamental\_Frequency\_Detector\_SW01\_SW06\_B: FF\_detector PORT MAP

```
--debug_FF_detector => open,

SW => Emu_SW01_B,

enable_ff_check => EN_Chk_reg_o,

stop => Stop_Chk,

clk => clk,

rst => rst,

FF_det_error => FF_error_SW01_B
```

```
);
```

);

(

--- Instantiate Fundamental Frequency Detector for Q4/Q5 (Phase B) Fundamental\_Frequency\_Detector\_SW04\_SW05\_B: FF\_detector PORT MAP

```
(
```

```
--debug_FF_detector => open,
SW => Emu_SW04_B,
enable_ff_check => EN_Chk_reg_o,
stop => Stop_Chk,
```

clk => clk, rst => rst, FF\_det\_error => FF\_error\_SW04\_B

```
-- Instantiate Fundamental Frequency Detector for Q1/Q6 (Phase C)
Fundamental_Frequency_Detector_SW01_SW06_C: FF_detector
PORT MAP
(
```

```
--debug_FF_detector => open,

SW => Emu_SW01_C,

enable_ff_check => EN_Chk_reg_o,

stop => Stop_Chk,

clk => clk,

rst => rst,

FF_det_error => FF_error_SW01_C
```

);

);

--- Instantiate Fundamental Frequency Detector for Q4/Q5 (Phase C) Fundamental\_Frequency\_Detector\_SW04\_SW05\_C: FF\_detector PORT MAP

--debug\_FF\_detector => open,

SW => Emu\_SW04\_C, enable\_ff\_check => EN\_Chk\_reg\_o, => Stop\_Chk, stop clk => clk, rst => rst,FF\_det\_error => FF\_error\_SW04\_C

);

-- Instantiate Fast Frequency Detector for Q2 (Phase A) Fast\_Frequency\_Detector\_SW02\_A: FastFrequency\_detector PORT MAP

(

--debug\_FF\_detector => debug\_FF\_detector, SW => Emu\_SW02\_A, enable\_ff\_check => EN\_Chk\_reg\_o, stop => Stop\_Chk, clk => clk, rst => rst,FF\_det\_error => FastFrequency\_error\_SW02\_A

);

-- Instantiate Fast Frequency Detector for Q3 (Phase A)

Fast\_Frequency\_Detector\_SW03\_A: FastFrequency\_detector

# PORT MAP

(

```
--debug_FF_detector => open,

SW => Emu_SW03_A,

enable_ff_check => EN_Chk_reg_o,

stop => Stop_Chk,

clk => clk,

rst => rst,

FF_det_error => FastFrequency_error_SW03_A
```

```
);
```

```
-- Instantiate Fast Frequency Detector for Q2 (Phase B)
Fast_Frequency_Detector_SW02_B: FastFrequency_detector
PORT MAP
```

(

```
--debug_FF_detector => open,

SW => Emu_SW02_B,

enable_ff_check => EN_Chk_reg_o,

stop => Stop_Chk,

clk => clk,

rst => rst,
```

FF\_det\_error => FastFrequency\_error\_SW02\_B

-- Instantiate Fast Frequency Detector for Q3 (Phase B)

Fast\_Frequency\_Detector\_SW03\_B: FastFrequency\_detector

# PORT MAP

(

);

FF\_det\_error => FastFrequency\_error\_SW03\_B

# );

```
-- Instantiate Fast Frequency Detector for Q2 (Phase C)
Fast_Frequency_Detector_SW02_C: FastFrequency_detector
PORT MAP
```

# (

```
--debug_FF_detector => open,
SW => Emu_SW02_C,
enable_ff_check => EN_Chk_reg_o,
stop => Stop_Chk,
```

clk => clk, rst => rst, FF\_det\_error => FastFrequency\_error\_SW02\_C );

-- Instantiate Fast Frequency Detector for Q3 (Phase C) Fast\_Frequency\_Detector\_SW03\_C: FastFrequency\_detector PORT MAP

(

```
--debug_FF_detector => open,

SW => Emu_SW03_C,

enable_ff_check => EN_Chk_reg_o,

stop => Stop_Chk,

clk => clk,

rst => rst,

FF_det_error => FastFrequency_error_SW03_C
```

);

ShortCircuit : Digital\_Twin\_ShortCircuit

#### PORT MAP

(

```
clk => clk,
```

rst => rst,

ShCrkEnable => EN\_Chk\_reg\_o,

Cnt\_PreChk\_Out => Cnt\_PreChk\_Out,

Emu_SW01_A	=> Emu_SW01_A,
Emu_SW04_A	=> Emu_SW04_A,
Emu_SW05_A	=> Emu_SW05_A,
Emu_SW06_A	=> Emu_SW06_A,

Emu\_SW01\_B => Emu\_SW01\_B, Emu\_SW04\_B => Emu\_SW04\_B, Emu\_SW05\_B => Emu\_SW05\_B, Emu\_SW06\_B => Emu\_SW06\_B,

Emu\_SW01\_C => Emu\_SW01\_C, Emu\_SW04\_C => Emu\_SW04\_C, Emu\_SW05\_C => Emu\_SW05\_C, Emu\_SW06\_C => Emu\_SW06\_C,

-- Outputs

DisableTimer => DisableTimer,

 $Bad_FW1 \Rightarrow Bad_FW1$ 

);

----- Registers ------

# Reg\_Proc: PROCESS

### BEGIN

wait until clk'event and clk = '1';

IF rst = '0' THEN

HP\_Cmd <= (others => '0');

Err\_Type <= (others => '0');

Vrble\_Data<= (others => '0');

HP\_EN <= '0';

HP\_Done\_reg\_o <= '0';

EN\_Chk\_reg\_o <= '0';

Stop\_Chk <= '0';

Boot\_Done\_reg\_o <= '0';

Boot\_Wrkn\_reg\_o <= '0';

Emu\_EN <= '0';

Error <= '0';

Val\_Start <= '0';

DisableWatchdogReg <= '0';

#### ELSE

IF (LD_HP_EN		= '1') THEN HP_EN
<= Temp_HP_EN;	END IF;	

IF (I	LD_HP_Done	= '1') THEN HP_Done_reg_o	
<= HP_Dor	ne; END	IF;	
IF (I	LD_Boot_Done	= '1') THEN Boot_Done_reg_o	
<= Boot_Done;	END IF;		
IF (I	LD_Boot_Wrkn	= '1') THEN Boot_Wrkn_reg_o	
<= Boot_Wrkn;	END IF;		
IF (I	LD_Emu_EN	= '1') THEN Emu_EN	
<= Temp_E	Emu_EN;	END IF;	
IF (I	LD_HP_Cmd	= '1') THEN HP_Cmd	
<= Temp_H	IP_Cmd;	END IF;	
IF (I	LD_Error	= '1') THEN Error	
<= Temp_Error;	END	IF;	
IF (I	LD_Err_Type	= '1') THEN Err_Type	
<= Temp_Err_Typ	e; END IF;		
IF (J	LD_Vrble_Data	= '1') THEN Vrble_Data	
<= Temp_Vrble_Data;	END IF;		
IF (J	LD_Val_Start	= '1') THEN Val_Start	
<= Temp_Val_Start; EN	ID IF;		
IF (J	LD_EN_Chk	= '1') THEN EN_Chk_reg_o	
<= EN_Chk;	END	IF;	
IF (J	LD_Stop_Chk	= '1') THEN Stop_Chk <	<=
Temp_Stop_Chk; EN	ID IF;		

<= Temp\_DisableWatchdog; END IF;

END IF;

END PROCESS;

----- Deadtime Check -----

#### Deadtime\_Check: PROCESS (

EN\_Chk\_reg\_o,

Dead\_Time\_SW\_16\_45\_A,

Dead\_Time\_SW\_45\_16\_A,

Dead\_Time\_SW\_16\_45\_B,

Dead\_Time\_SW\_45\_16\_B,

Dead\_Time\_SW\_16\_45\_C,

Dead\_Time\_SW\_45\_16\_C

)

BEGIN

IF (EN\_Chk\_reg\_o = '1') THEN

IF ((Dead\_Time\_SW\_16\_45\_A OR

Dead\_Time\_SW\_45\_16\_A OR

Dead\_Time\_SW\_16\_45\_B OR

Dead\_Time\_SW\_45\_16\_B OR

Dead\_Time\_SW\_16\_45\_C OR

Dead\_Time\_SW\_45\_16\_C

) = '1') THEN

Bad\_FW2 <= '1';

ELSE

Bad\_FW2 <= '0';

END IF;

ELSE

Bad\_FW2 <= '0';

END IF;

END PROCESS;

----- Fast Frequency Check ------

FastFrequency\_Check : PROCESS (

EN\_Chk\_reg\_o,

FastFrequency\_error\_SW02\_A,

FastFrequency\_error\_SW03\_A,

FastFrequency\_error\_SW02\_B,

FastFrequency\_error\_SW03\_B,

FastFrequency\_error\_SW02\_C,

FastFrequency\_error\_SW03\_C

)

BEGIN

IF (EN\_Chk\_reg\_o = '1') THEN

IF ((FastFrequency\_error\_SW02\_A OR

FastFrequency\_error\_SW03\_A OR

FastFrequency\_error\_SW02\_B OR

FastFrequency\_error\_SW03\_B OR

FastFrequency\_error\_SW02\_C OR

FastFrequency\_error\_SW03\_C

) = '1') THEN

Bad\_FW4 <= '1';

ELSE

Bad\_FW4 <= '0';

END IF;

ELSE

Bad\_FW4 <= '0';

END IF;

END PROCESS;

----- Fundamental Frequency Check ------

FF\_Check: PROCESS (

EN\_Chk\_reg\_o,

FF\_error\_SW01\_A,

FF\_error\_SW04\_A,

FF\_error\_SW01\_B,

FF\_error\_SW04\_B,

FF\_error\_SW01\_C,

FF\_error\_SW04\_C

)

# BEGIN

IF (EN\_Chk\_reg\_o = '1') THEN

FF\_error\_SW04\_A OR

FF\_error\_SW01\_B OR

FF\_error\_SW04\_B OR

FF\_error\_SW01\_C OR

 $FF\_error\_SW04\_C) = '1'$  THEN

Bad\_FW3 <= '1';

ELSE

Bad\_FW3 <= '0';

END IF;

ELSE

Bad\_FW3 <= '0';

END IF;

END PROCESS;

----- Bad Firmware Check ------

Bad\_FW\_Check: PROCESS (

EN\_Chk\_reg\_o,

Bad\_FW1,

Bad\_FW2,

Bad\_FW3,

Bad\_FW4,

Bad\_FW5

)

BEGIN

```
IF (EN_Chk_reg_o = '1') THEN
```

```
IF ((Bad_FW1 OR Bad_FW2 OR Bad_FW3 OR Bad_FW4 OR
```

Bad\_FW5) = '1') THEN

```
Bad_Firmware <= '1';
```

ELSE

Bad\_Firmware <= '0';

END IF;

ELSE

Bad\_Firmware <= '0';

END IF;

END PROCESS;

Main: PROCESS (

CS,

Bus\_Int1\_Busy,

Bus\_Int1\_DataOut,

CntDelay\_Out,

CntBus\_Out,

Cnt\_PreChk\_Out,

Vrble\_Data,

Val\_Start,

Bad\_Firmware,

Boot\_Wrkn\_reg\_o,

Boot\_Done\_reg\_o,

Bad\_FW1,

Bad\_FW2,

Bad\_FW3,

Bad\_FW4,

Bad\_FW5,

Err\_Type,

HP\_Cmd,

HP\_Done\_reg\_o

# )

BEGIN

CntBus\_Rst <='1';

CntDelay\_Rst <='1';

CntBus\_INC <='0';

CntDelay\_INC <='0';

Cnt\_PreChk\_INC <='0';

Cnt\_PreChk\_Rst <='1';

Bus\_Int1\_AddrIn <= (others => '0'); Bus\_Int1\_RE <='0'; Bus\_Int1\_DataIn <= (others => '0'); Bus\_Int1\_WE <='0';

Temp\_HP\_EN <= '0'; LD\_HP\_EN <= '0';

LD\_HP\_Done <= '0';

Temp\_Emu\_EN <= '0';

LD\_Emu\_EN <= '0';

LD\_EN\_Chk <= '0';

LD\_Boot\_Done <= '0';

LD\_Boot\_Wrkn <= '0';

Temp\_Stop\_Chk <= '0';

LD\_Stop\_Chk <= '0';

Temp\_HP\_Cmd <= (others => '0');

LD\_HP\_Cmd <= '0';

Temp\_Error <= '0';

LD\_Error <= '0';

LD\_Err\_Type <= '0';

Temp\_Err\_Type <= (others => '0');

LD\_Vrble\_Data <= '0';

Temp\_Vrble\_Data <= (others => '0');

LD\_Val\_Start <= '0'; Temp\_Val\_Start <= '0';

Temp\_DisableWatchdog <= '0'; LD\_DisableWatchdog <= '0';

CASE CS IS

WHEN S0 =>

CntBus\_INC <='0';

CntBus\_Rst <='0';

CntDelay\_INC <='0';

CntDelay\_Rst <='0';

Cnt\_PreChk\_INC <='0';

Cnt\_PreChk\_Rst <='0';

Temp\_HP\_EN <= '0';

LD\_HP\_EN <= '1';

Temp\_Emu\_EN <= '0';

LD\_Emu\_EN <= '1';

EN\_Chk <= '0';

LD\_EN\_Chk <= '1';

Temp\_Stop\_Chk <= '0';

LD\_Stop\_Chk <= '1';

Temp\_HP\_Cmd <= (others => '0');

LD\_HP\_Cmd <= '1';

Temp\_Error <= '0';

LD\_Error <= '1';

 $Temp\_Err\_Type <= (others => '0');$ 

LD\_Err\_Type <= '1';

NS <= S1;

```
WHEN S1=>
```

IF (CntDelay\_Out < 40) THEN

NS<=S1;

CntDelay\_INC <= '1';

ELSE

NS<=S2;

END IF;

WHEN S2=>

-- Wait

IF(CntBus\_Out < 128) THEN

NS<=S2;

CntBus\_INC<='1';

ELSE

### END IF;

WHEN S3 =>

-- Wait for Bus

Control

-

ELSE

NS <=S4;

END IF;

WHEN S4 =>

-- Request if the

Validation Start button was pressed (Load & Verify)

Bus\_Int1\_AddrIn <= Addr\_Validation\_Start; --

Addr\_Validation\_Start is a constant from Common file: = X0B08 = 2824

Bus\_Int1\_RE <='1'; NS <= S5;

WHEN S5 =>

-- Wait for Bus

Control

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S5; ELSE NS <=S6; END IF; Temp\_Vrble\_Data <= Bus\_Int1\_DataOut; LD\_Vrble\_Data <= '1';

WHEN S6 =>

WHEN S7=>

-- Store the data

collected from the BUS to the Validation Start variable

Temp\_Val\_Start <= Vrble\_Data(0); LD\_Val\_Start <= '1'; NS <= S7;

-- Reset the Hot-Patch

status

Bus\_Int1\_AddrIn <= Addr\_HP\_Status; -- Addr\_HP\_Status is a

constant from Common file

Bus\_Int1\_DataIn <= X"0000"; -- HP\_Stat = 0 (Done/Disabled) Bus\_Int1\_WE <='1'; NS <= S8;

WHEN S8 =>	•	Check if the
Validation Start button was pressed,	if not, roll back to S0	
IF (Va	l_Start = '1') THEN	
	NS <= S100;	
ELSE		
	NS <= S0;	
END I	IF;	
WHEN S100	=>	Wait for
Bus Control		
IF(Bus	s_Int1_Busy = '1') THEN	
	NS <= S100;	
	CntBus_Rst <='0';	Reset Bus Counter
	CntDelay_Rst <='0';	
ELSE		
	NS <=S101;	
END I	F;	

WHEN S101 =>

-- Request if

watchdog is disabled

Bus\_Int1\_AddrIn <= Addr\_DisableWatchdog; --

Addr\_DisableWatchdog is a constant from Common file: = x0043

Bus\_Int1\_RE <='1';

-- Store the

-- Wait for

data collected from the BUS to the Validation Start variable

WHEN S103 =>

Temp\_DisableWatchdog <= Vrble\_Data(0);

LD\_DisableWatchdog <= '1';

NS <= S104;

WHEN S104 =>

IF (DisableWatchdogReg = '1') THEN

NS <= S30;

ELSE

NS <= S9;

```
WHEN S102 =>
```

Bus Control

NS <= S102;

ELSE

NS <=S103;

IF(Bus\_Int1\_Busy = '1') THEN

END IF;

Temp\_Vrble\_Data <= Bus\_Int1\_DataOut;

LD\_Vrble\_Data <= '1';

# END IF;

	Start the verification proces	s
WHE	EN S9=>	If the Validation
Start (Load & Verify) button was pressed, start the firmware checking and emulation process		
	Temp_HP_EN <= '0';	Hot-Patching not enabled
	LD_HP_EN <= '1';	
	Temp_Emu_EN <= '1';	Enable emulation
	LD_Emu_EN <= '1';	
	EN_Chk <= '1';	Enable verification
processes		
	LD_EN_Chk <= '1';	
	NS <= S10;	
WHE	EN S10 =>	Set HP Status to busy
Bus_Int1_AddrIn <= Addr_HP_Status;		
Bus_Int1_DataIn $\leq x''0002'';$		
	Bus_Int1_WE <='1';	

WHEN S11 =>

Bus Control

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S11;

ELSE

NS <=S12;

END IF;

WHEN S12 =>

WHEN S13=>

NS <= S13;

-- Wait for

-- Wait for

fundamental period (60Hz) to have enough time for all the validation processes

IF (Cnt\_PreChk\_Out < X"47868C0") THEN

Cnt\_PreChk\_INC <= '1';

NS <= S13;

ELSE

Cnt\_PreChk\_INC <= '0';

NS <= S14;

END IF;

Temp\_HP\_EN <= '0'; LD\_HP\_EN <= '1'; Cnt\_PreChk\_Rst <= '1';

WHEN S14=>

-- Check for

Error. Error signal goes to all Modules

IF (Bad\_Firmware = '1') THEN

Temp\_Error <= '1';

LD\_Error <= '1';

NS <= S15;

#### ELSE

Temp\_Error <= '0';

LD\_Error <= '1';

NS <= S30;

END IF;

----- Start ERROR Procedure -----

-- Start Bootload Backup IF needed. Bootloader control may be able to

handle the situation IF it receives the Error signal

-- Set the Error Type from Bad\_FW# into Err\_Type

WHEN S15 =>

 $IF(Boot\_Wrkn\_reg\_o = '0')THEN$ 

NS <= S15;

ELSE

NS <= S16;

END IF; Temp\_Error <= '1'; LD\_Error <= '1'; Temp\_HP\_EN <= '0'; LD\_HP\_EN <= '1';

-- Error type Temp\_Err\_Type(0) <= Bad\_FW1; -- Short-Circuit Temp\_Err\_Type(1) <= Bad\_FW2; -- Deadtime Temp\_Err\_Type(2) <= Bad\_FW3; -- Fundamental Frequency Temp\_Err\_Type(3) <= Bad\_FW4; -- Fast Frequency (MOSFET 2

and 3)

Temp\_Err\_Type(4) <= Bad\_FW5; -- Timer

LD\_Err\_Type <= '1'; LD\_Boot\_Wrkn <= '1'; Bus Control

IF(Bus\_Int1\_Busy = '1') THEN NS <= S16; ELSE

NS <=S17;

END IF;

WHEN S17 =>

-- Set the

-- Wait for

Error Type RAM Reg

Bus\_Int1\_AddrIn <= Addr\_ERROR; Bus\_Int1\_DataIn <= Err\_Type; Bus\_Int1\_WE <='1'; NS <= S18;

WHEN S18 =>

-- Wait for

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S18;

### ELSE

NS <=S19;

END IF;

WHEN S19=>

HP RAM Reg

constant from Common file

Bus\_Int1\_DataIn <= X"0003"; -- HP\_Stat = 3 (ERROR) Bus\_Int1\_WE <='1'; NS <= S20;

WHEN S20 =>

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S20;

ELSE

NS <=S21;

END IF;

LD\_Boot\_Done <= '1';

WHEN S21 =>

Bootload is done with Backup

IF(Boot\_Done\_reg\_o = '0')THEN

NS <= S21;

ELSE

NS <= S22;

-- Set the Error bit on

-- Wait until

-- Wait for

END IF;

Temp\_HP\_EN <= '0'; LD\_HP\_EN <= '1'; LD\_Boot\_Done <= '1'; EN\_Chk <= '0'; LD\_EN\_Chk <= '1'; Temp\_Emu\_EN <= '0'; LD\_Emu\_EN <= '1'; Cnt\_PreChk\_Rst <= '0';

WHEN S22  $\Rightarrow$ 

-- Reset Error

to all Modules, Reset Err\_Type, and SEND Stop\_Chk to all Checks

Temp\_Error <= '0'; LD\_Error <= '1'; Temp\_Err\_Type <= (others => '0'); LD\_Err\_Type <= '1'; Temp\_Stop\_Chk <= '1'; LD\_Stop\_Chk <= '1'; NS <= S23;

WHEN S23=>

-- Reset the validation

start register

Bus\_Int1\_AddrIn <= Addr\_Validation\_Start; Bus\_Int1\_DataIn <= X"0000"; Bus\_Int1\_WE <='1'; NS <= S24;

WHEN S24  $\Rightarrow$ 

-- Wait for

Bus Control

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S24;

ELSE

NS <=S25;

END IF;

Temp\_Val\_Start <= '0';

LD\_Val\_Start <= '1';

WHEN S25=>

-- Disable the Hot-

Patch command

Bus\_Int1\_AddrIn <= Addr\_HP\_Cmd;

Bus\_Int1\_DataIn <= X"0000"; -- Do not hot-patch: command =

0000

Bus\_Int1\_WE <='1'; NS <= S26; **Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN NS <= S26; ELSE

NS <=S27;

END IF;

Temp\_HP\_Cmd <= (others => '0');

LD\_HP\_Cmd <= '0';

WHEN S27=>

-- Reset Hot-Patch

status

Bus\_Int1\_AddrIn <= Addr\_HP\_Status; Bus\_Int1\_DataIn <= X"0000"; -- HP\_Status = 0 (Done/Disabled) Bus\_Int1\_WE <='1'; NS <= S28;

WHEN S28 =>

-- Wait for

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S28;

ELSE

### END IF;

WHEN S29 =>

-- Wait until

the error process is done

IF(Bad_Firmware = '1')THEN	
Temp_Stop_Chk <= '1';	Stop_Chk = 1 will tell

Check modules to restart and reset their Bad\_FW signal to 0.

```
LD_Stop_Chk <= '1';
```

NS <= S29;

#### ELSE

Temp\_Stop\_Chk <= '0';

LD\_Stop\_Chk <= '1';

NS <= S0;

END IF;

----- END ERROR Procedure -----

----

WHEN S30=>

-- Wait for Bus

Control

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S30;

ELSE

### END IF;

### WHEN S31=>

-- If there is no error,

set the Hot-Patch status to Ready

Bus\_Int1\_AddrIn <= Addr\_HP\_Status; --Addr\_HP\_Status is a

constant from Common file

Bus\_Int1\_DataIn <= X"0001"; -- HP\_Stat = 1 (Ready) Bus\_Int1\_WE <='1'; NS <= S32;

WHEN S32  $\Rightarrow$ 

Bus Control

IF(Bus\_Int1\_Busy = '1') THEN NS <= S32; ELSE NS <= S33; END IF;

WHEN S33 =>

-- Read the

-- Wait for

Hot-Patch command, waiting for the user to press the Hot-Patch button

Bus\_Int1\_AddrIn <= Addr\_HP\_Cmd;

Bus\_Int1\_RE <='1';

WHEN S34  $\Rightarrow$ 

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN NS <= S34; ELSE NS <=S35; END IF; Temp\_Vrble\_Data <= Bus\_Int1\_DataOut; LD\_Vrble\_Data <= '1';

WHEN S35=>

-- Check for errors

-- Wait for

one more time

IF (Bad\_Firmware = '1') THEN

Temp\_Error <= '1';

LD\_Error <= '1';

NS <= S15;

### ELSE

Temp\_Error <= '0';

LD\_Error <= '1';

END IF;

WHEN S36 =>

-- Store the

data collected from bus to the Hot-Patch command register

Temp\_HP\_Cmd <= Vrble\_Data; LD\_HP\_Cmd <= '1'; Temp\_Emu\_EN <= '0'; LD\_Emu\_EN <= '1';

EN\_Chk <= '0'; LD\_EN\_Chk <= '1'; NS <= S37;

WHEN S37 =>

-- Wait for the

Hot-Patch button to be pressed

IF (HP\_Cmd > X"0000") THEN

NS <= S38;

ELSE

NS <= S30;

END IF;

Temp\_HP\_EN <= '0';

WHEN S38 =>

-- Check for

errors once more

IF (Bad\_Firmware = '1' ) THEN Temp\_Error <= '1'; LD\_Error <= '1'; NS <= S15; ELSE Temp\_Error <= '0'; LD\_Error <= '1'; NS <= S39; END IF; Temp\_HP\_EN <= '0'; LD\_HP\_EN <= '1';

WHEN S39 =>

-- Turn

everything off, prepare to hot-patch

Temp\_HP\_EN <= '0'; LD\_HP\_EN <= '1'; Cnt\_PreChk\_Rst <= '0'; Temp\_Stop\_Chk <= '1'; LD\_Stop\_Chk <= '1';

NS <= S40;

WHEN S40 => -- Enable Hot-

Patch

Temp\_HP\_EN <= '1'; LD\_HP\_EN <= '1'; LD\_HP\_Done <= '1';

NS <= S41;

WHEN S41 =>

LD\_HP\_Done <= '1';

NS <= S42;

WHEN S42 =>

-- Wait until

the Hot-Patch is done

IF (HP\_Done\_reg\_o = '0') THEN Temp\_HP\_EN <= '1'; NS <= S42;

ELSE

Temp\_HP\_EN <= '0'; NS <= S43; END IF; LD\_HP\_EN <= '1'; LD\_HP\_Done <= '1';

WHEN S43 =>

-- Wait for

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN NS <= S43; ELSE

NS <=S44;

END IF;

WHEN S44 =>

-- Set Hot-

Patch status to "Done"

Bus\_Int1\_AddrIn <= Addr\_HP\_Status;

 $Bus\_Int1\_DataIn <= X"0000";$ 

Bus\_Int1\_WE <='1';

NS <= S45;

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN NS  $\leq$  S45; ELSE NS  $\leq$  S46; END IF;

WHEN S46 =>

-- Reset

Validation Start register

Bus\_Int1\_AddrIn <= Addr\_Validation\_Start; Bus\_Int1\_DataIn <= X"0000"; Bus\_Int1\_WE <='1'; NS <= S47;

WHEN S47 =>

-- Wait for

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S47;

### ELSE

NS <=S48;

END IF;

Temp\_Val\_Start <= '0';

LD\_Val\_Start <= '1';

WHEN S48=>

-- Reset the Hot-Patch

command register

Bus\_Int1\_AddrIn <= Addr\_HP\_Cmd; Bus\_Int1\_DataIn <= X"0000"; Bus\_Int1\_WE <='1';

NS <= S49;

WHEN S49 =>

-- Wait for

-- Reset Error

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S49;

ELSE

NS <=S50;

END IF;

Temp\_HP\_Cmd  $\leq$  (others = '0');

LD\_HP\_Cmd <= '0';

WHEN S50 =>

Type vector

Temp\_Err\_Type <= (others => '0');

LD\_Err\_Type <= '1';

NS <= S51;

WHEN S51 => -- Wait for

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S51;

ELSE

NS <=S52;

END IF;

WHEN S52 =>

-- Set Error

Type register to zeros

Bus\_Int1\_AddrIn <= Addr\_ERROR; --Addr\_ERROR is a constant

from Common file

Bus\_Int1\_DataIn <= Err\_Type;

Bus\_Int1\_WE <='1';

NS <= S53;

WHEN S53 =>

-- Wait for

Bus Control

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S53;

ELSE

NS <=S54;

END IF;

WHEN S54 =>

-- Swtich the

Active DSP register

Bus\_Int1\_AddrIn <= Addr\_DSP\_Active;

if (DSP1\_Act = '1') THEN

Bus\_Int1\_DataIn <= X"0000";

### ELSE

Bus\_Int1\_DataIn <= X"0001";

END IF;

Bus\_Int1\_WE <='1';

NS <= S55;

WHEN S55 =>

-- Wait for

**Bus Control** 

IF(Bus\_Int1\_Busy = '1') THEN

NS <= S55;

ELSE

NS <= S0;

# END IF;

WHEN others =>

NS <= S0;

# END CASE;

#### END PROCESS;

----State Sync

sync\_States: PROCESS

BEGIN

wait until clk'event and clk = '1';

IF rst = '0' THEN

CS <= S0;

CS\_Chk <= S0;

CS\_ShCrk <= S0;

DSPEnable <= '0';

#### ELSE

 $CS \ll NS;$ 

CS\_Chk <= NS\_Chk;

CS\_ShCrk <= NS\_ShCrk;

DSPEnable <= EN\_Chk\_reg\_o;

END IF;

--debug\_FW\_Val\_E1 <= Bad\_FW1;

--debug\_FW\_Val\_E2 <= Bad\_FW2;

--debug\_FW\_Val\_E3 <= Bad\_FW3;

--debug\_FW\_Val\_E4 <= Bad\_FW4;

--debug\_FW\_Val\_E5 <= Bad\_FW5;

--debug\_FW\_Val\_EN <= EN\_Chk\_reg\_o;

END PROCESS;

----END State Sync

END Behavioral;

A-3: Short-circuit

-----

-- Company: University of Arkansas (NCREPT)

-- Engineer: Paulo Custodio

--

-- Create Date: 11/18/2021

- -- Project Name: Digital\_Twin
- -- Module Name: Dead Time
- -- Project Name: Digital\_Twin\_DeadTime
- -- Target Devices: LCMXO2-7000HC-4FG484C (UCB v1.4a)

-- Tool versions:

#### Lattice Diamond\_x64 Build 3.11

-- Description:

-- This project was created to detect a Deadtime error, if the DSP firmware does not have enough deadtime.

-- To check if the deadtime is sufficient, this project waits for Q1/Q6 to change from 1 to 0, and start counting until Q4/Q5 change from 0 to 1.

-- After Q4/Q5 became "1", then the counter is compared with the minimum number of clock cycles (deadtime). If the counter is greater than the minimum number of clock cycles,

-- it means that the deadtime is enough, otherwise it must set the error flag to "1" and stop all other processes.

-- The delay of 12ms(300,000 clock cycles) on the first state is necessary to ignore random outputs from the DSP while it's being bootloaded.

---- PinOut:

--

-- Revision

-- v2.15.22 - Debug signal added; Starts with 0 and when the deadtime is enable, should change to 1.

-- v3.24.22 - Deadtime created as a component to check two different PWMs. Delay added to ignore the first 12ms of DSP signals

--

-- Additional Comments:

---

--

\_\_\_\_\_

Library IEEE;

Library STD;

use IEEE.std\_logic\_1164.all;

use ieee.std\_logic\_unsigned.all;

use ieee.numeric\_std.all;

use STD.textio.all;

use IEEE.std\_logic\_textio.all;

library machxo2;

use machxo2.all;

library work;

use work.Digital\_Twin\_Common.all;

entity Digital\_Twin\_ShortCircuit is

## Port (

## -- Inputs

clk	: in std_logic;

rst : in std\_logic;

ShCrkEnable : in std\_logic;

Emu_SW01_A	: in std_logic;
Emu_SW04_A	: in std_logic;
Emu_SW05_A	: in std_logic;
Emu_SW06_A	: in std_logic;

- Emu\_SW01\_B : in std\_logic;
- Emu\_SW04\_B : in std\_logic;
- Emu\_SW05\_B : in std\_logic;
- Emu\_SW06\_B : in std\_logic;

Emu_SW01_C	: in std_logic;
Emu_SW04_C	: in std_logic;
Emu_SW05_C	: in std_logic;
Emu_SW06_C	: in std_logic;

## -- Outputs

DisableTimer : out std\_logic;

### Bad\_FW1

: out std\_logic

);

end Digital\_Twin\_ShortCircuit;

architecture Behavioral of Digital\_Twin\_ShortCircuit is

type state\_type is (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S\_error); signal CS\_ShCrk, NS\_ShCrk : state\_type;

signal LD\_Bad\_FW1 : std\_logic := '0'; signal Temp\_Bad\_FW1 : std\_logic := '0';

BEGIN ------ BEGIN ------

-----

-- Error register

Error: process(clk)

BEGIN

if (rising\_edge(clk)) then

if rst = '0' then

Bad\_FW1 <= '0';

else

IF (LD\_Bad\_FW1 = '1') THEN Bad\_FW1 <=

Temp\_Bad\_FW1; END IF;

end if;

end if;

end process;

----- Short-Circuit Check ------

Short\_Circuit\_Check : PROCESS

BEGIN

LD\_Bad\_FW1 <= '0';

Temp\_Bad\_FW1 <= '0';

DisableTimer <= '0';</pre>

case CS\_ShCrk is

WHEN S0  $\Rightarrow$ 

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

ELSE

NS\_ShCrk <= S1;

END IF;

Temp\_Bad\_FW1 <= '0';

LD\_Bad\_FW1 <= '1';

DisableTimer <= '0';</pre>

when  $S1 \implies$  -- Wait for the positive Cycle: Phase A Q1 ON

if  $(Emu_SW01_A = '1')$  then

NS\_ShCrk <= S1;

ELSE

NS\_ShCrk <= S2;

end if;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

when  $S2 \implies$  -- Wait for Q1 and Q6 to be off (Phase A)

IF (Emu\_SW01\_A = '0') THEN

NS\_ShCrk <= S2;

ELSE

NS\_ShCrk <= S3;

END IF;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

when S3 => -- Wait for the positive Cycle: Phase A Q1 ON

if  $(Emu_SW01_A = '1')$  then

NS\_ShCrk <= S3;

ELSE

NS\_ShCrk <= S4;

end if;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

when S4 => -- Wait for Q1 and Q6 to be off (Phase A)

IF (Emu\_SW01\_A = '0') THEN

NS\_ShCrk <= S4;

ELSE

NS\_ShCrk <= S5;

END IF;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

when S5 => -- Wait for the positive Cycle: Phase B Q1 ON

if  $(Emu_SW01_B = '1')$  then

NS\_ShCrk <= S5;

ELSE

NS\_ShCrk <= S6;

end if;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

### END IF;

when  $S6 \implies$  -- Wait for Q1 and Q6 to be off

IF (Emu\_SW01\_B = '0') THEN

NS\_ShCrk <= S6;

ELSE

NS\_ShCrk <= S7;

END IF;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

when S7 = -- Wait for the second positive Cycle: Q1 ON

if  $(Emu_SW01_C = '1')$  then

NS\_ShCrk <= S7;

ELSE

NS\_ShCrk <= S8;

end if;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

when  $S8 \implies$  -- Wait for Q1 and Q6 to be off

IF (Emu\_SW01\_C = '0') THEN

NS\_ShCrk <= S8;

ELSE

NS\_ShCrk <= S9;

END IF;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

WHEN S9 => -- Short circuit test

----- Phase A -----

IF ((Emu\_SW04\_A AND Emu\_SW06\_A) = '1')then

NS\_ShCrk <= S\_error;

elsif ((Emu\_SW01\_A AND Emu\_SW05\_A) = '1')then

NS\_ShCrk <= S\_error;

----- Phase B ------

elsif((Emu\_SW04\_B AND Emu\_SW06\_B) = '1')then

NS\_ShCrk <= S\_error;

elsif((Emu\_SW01\_B AND Emu\_SW05\_B) = '1')then

NS\_ShCrk <= S\_error;

----- Phase C -----

elsif((Emu\_SW04\_C AND Emu\_SW06\_C) = '1')then

NS\_ShCrk <= S\_error;

elsif((Emu\_SW01\_C AND Emu\_SW05\_C) = '1')then

NS\_ShCrk <= S\_error;

else

NS\_ShCrk <= S10;

END IF;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

WHEN S10 =>

IF (Cnt\_PreChk\_Out < X"42C1D80") THEN -- Do not stop

checking

NS\_ShCrk <= S9;

ELSE

-- Stop

checking

NS\_ShCrk <= S11;

END IF;

IF (ShCrkEnable = '0') THEN

NS\_ShCrk <= S0;

END IF;

WHEN S11 => -- Sit and wait

IF (ShCrkEnable = '1') THEN

NS\_ShCrk <= S11;

ELSE

checking

NS\_ShCrk <= S0;

END IF;

DisableTimer <= '1';</pre>

WHEN S\_error =>

IF (ShCrkEnable = '1') THEN-- Flag erro, sit and wait

Temp\_Bad\_FW1 <= '1';

LD\_Bad\_FW1 <= '1';

NS\_ShCrk <= S\_error;

ELSE

-- Stop

-- Stop

checking

NS\_ShCrk <= S0;

END IF;

DisableTimer <= '1';</pre>

WHEN others =>

NS\_ShCrk <= S0;

END case;

END PROCESS;

----- State Sync -----

sync\_States: process

begin

wait until clk'event and clk = '1';

if rst = '0' then

CS\_ShCrk <= S0;

else

CS\_ShCrk <= NS\_ShCrk;

end if;

end process;

end Behavioral;

A-4: Deadtime

-----

-- Company: University of Arkansas (NCREPT)

-- Engineer: Estefano Soria and Paulo Custodio

--

-- Create Date: 11/18/2021
-- Project Name: Digital\_Twin
-- Module Name: Dead Time
-- Project Name: Digital\_Twin\_DeadTime

-- Target Devices:

#### LCMXO2-7000HC-4FG484C (UCB v1.4a)

-- Tool versions: Lattice Diamond\_x64 Build 3.11

-- Description:

-- This project was created to detect a Deadtime error, if the DSP firmware does not have enough deadtime.

-- To check if the deadtime is sufficient, this project waits for Q1/Q6 to change from 1 to 0, and start counting until Q4/Q5 change from 0 to 1.

-- After Q4/Q5 became "1", then the counter is compared with the minimum number of clock cycles (deadtime). If the counter is greater than the minimum number of clock cycles,

-- it means that the deadtime is enough, otherwise it must set the error flag to "1" and stop all other processes.

-- The delay of 12ms(300,000 clock cycles) on the first state is necessary to ignore random outputs from the DSP while it's being bootloaded.

---- PinOut:

--

-- Revision

-- v2.15.22 - Debug signal added; Starts with 0 and when the deadtime is enable, should change to 1.

-- v3.24.22 - Deadtime created as a component to check two different PWMs. Delay added to ignore the first 12ms of DSP signals

--

-- Additional Comments:

--

\_\_\_\_\_

Library IEEE;

\_\_\_

Library STD;

use IEEE.std\_logic\_1164.all;

use ieee.std\_logic\_unsigned.all;

use ieee.numeric\_std.all;

use STD.textio.all;

use IEEE.std\_logic\_textio.all;

library machxo2;

use machxo2.all;

library work;

use work.Digital\_Twin\_Common.all;

## entity Digital\_Twin\_DeadTime is

## Port (

clk	: in std_logic;
rst	: in std_logic;
DeadTime_Enable	: in std_logic;

DeadTimeError : out std\_logic;

Emu\_SW01 : in std\_logic; Emu\_SW06 : in std\_logic; Emu\_SW04 : in std\_logic; Emu\_SW05 : in std\_logic );

end Digital\_Twin\_DeadTime;

architecture Behavioral of Digital\_Twin\_DeadTime is

type state\_type is (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S\_error, delay);

signal CS\_DeadT, NS\_DeadT : state\_type;

----- Signals for Phase A -----

----- Counter

signal Cnt\_DeadT\_INC : std\_logic := '0';

signal Cnt\_DeadT\_Rst : std\_logic := '0';

signal Cnt\_DeadT\_Out : std\_logic\_vector(31 downto 0) := (others => '0');

\_\_\_\_\_

----- Error -----

signal Temp\_Error : std\_logic := '0';

signal LD\_Error : std\_logic := '0';

constant numberOfClockCycles :std\_logic\_vector(7 downto 0) := X"19"; -- 25MHz -> 40ns period

--declare Std\_Counter Component component Std\_Counter is generic ( Width : integer --width of counter ); port ( INC,rst,clk: in std\_logic; Count: out STD\_LOGIC\_VECTOR(Width-1 downto 0) ); end component;

BEGIN ------ BEGIN ------

\_\_\_\_\_

-- Counter to check the deadtime Det\_Cnt: Std\_Counter generic map (

Width => 32

)

# port map(

clk => clk, rst=> Cnt\_DeadT\_Rst, INC=> Cnt\_DeadT\_INC, Count=> Cnt\_DeadT\_Out

);

-- Error register

Error: process(clk)

BEGIN

if (rising\_edge(clk)) then

if rst = '0' then

DeadTimeError <= '0';</pre>

else

if (LD\_Error = '1') then DeadTimeError <= Temp\_Error;

end if;

end if;

end if;

end process;

-- Main Process

Dead\_Time : process(

Cnt\_DeadT\_Out,

--\_Counter\_out,

CS\_DeadT,

Emu\_SW01,

Emu\_SW06,

Emu\_SW04,

Emu\_SW05,

DeadTime\_Enable

### )

BEGIN

LD\_Error <= '0'; Cnt\_DeadT\_Rst <= '1';

Cnt\_DeadT\_INC <= '0';

case CS\_DeadT is

when S0 => -- Wait until Enable is High

 $if(DeadTime\_Enable = '0')then$ 

NS\_DeadT <= S0;

else

NS\_DeadT <= S1;

end if;

Cnt\_DeadT\_Rst <= '0';

Temp\_Error <= '0';

## LD\_Error <= '1';

---- Ignore first cycle ----

when  $S1 \implies$  -- Wait for the positive Cycle: Q1 ON

if  $(Emu_SW01 = '0')$  then

NS\_DeadT <= S1;

ELSE

NS\_DeadT <= S2;

end if;

IF (DeadTime\_Enable = '0') THEN

NS\_DeadT <= S0;

END IF;

when  $S2 \implies$  -- Wait for Q1 and Q6 to be off

IF (Emu\_SW01 = '1') THEN

NS\_DeadT <= S2;

ELSE

NS\_DeadT <= S3;

END IF;

IF (DeadTime\_Enable = '0') THEN

NS\_DeadT <= S0;

END IF;

---- Ignore second cycle ----

when S3 => -- Wait for the positive Cycle: Q1 ON

if  $(Emu_SW01 = '0')$  then

NS\_DeadT <= S3;

ELSE

NS\_DeadT <= S4;

end if;

IF (DeadTime\_Enable = '0') THEN

NS\_DeadT <= S0;

END IF;

when  $S4 \implies$  -- Wait for Q1 and Q6 to be off

IF (Emu\_SW01 = '1') THEN

NS\_DeadT <= S4;

ELSE

NS\_DeadT <= S5;

END IF;

IF (DeadTime\_Enable = '0') THEN

NS\_DeadT <= S0;

#### END IF;

---- Prepare to validate ----

when S5 => -- Wait for the positive Cycle: Q1 ON

if  $(Emu_SW01 = '0')$  then

NS\_DeadT <= S5;

ELSE

NS\_DeadT <= S6;

end if;

IF (DeadTime\_Enable = '0') THEN

NS\_DeadT <= S0;

END IF;

when S6 => -- Wait for Q1 and Q6 to be off

IF (Emu\_SW01 = '1') THEN

NS\_DeadT <= S6;

ELSE

NS\_DeadT <= S7;

END IF;

IF (DeadTime\_Enable = '0') THEN

NS\_DeadT <= S0;

END IF;

---- Validate ----

when  $S7 \implies$  -- While Q1, Q4, Q5 and Q6 are off, count

IF (Emu\_SW04 = '1') THEN

NS\_DeadT <= S8;

ELSE

NS\_DeadT <= S7;

END IF;

Cnt\_DeadT\_INC <= '1';

IF (DeadTime\_Enable = '0') THEN

NS\_DeadT <= S0;

END IF;

when S8 => -- Check if the counter > deadtime

IF (Cnt\_DeadT\_Out > numberOfClockCycles) THEN

NS\_DeadT <= S9; -- No errors

ELSE

NS\_DeadT <= S\_error;

END IF;

IF (DeadTime\_Enable = '0') THEN

NS\_DeadT <= S0;

END IF;

WHEN S9 => -- Sit and wait

if (DeadTime\_Enable = '1') then

NS\_DeadT <= S9;

else

NS\_DeadT <= S0;

end if;

Temp\_Error <= '0'; LD\_Error <= '1';

when S\_error => -- Wait until reset or stay in this state holding the error

IF (DeadTime\_Enable = '1') then

NS\_DeadT <= S\_error;

else

NS\_DeadT <= S0;

end if;

Temp\_Error <= '1';</pre>

LD\_Error <= '1';

when others =>

NS\_DeadT <= S0;

end case;

end process;

----- State Sync -----

sync\_States: process

begin

wait until clk'event and clk = '1';

if rst = '0' then

$$CS_DeadT \le S0;$$

else

```
CS_DeadT <= NS_DeadT;
```

end if;

end process;

end Behavioral;

A-5: Fast Frequency

-----

-- Company: University of Arkansas (NCREPT)

-- Engineer: Paulo Custodio

--

- -- Create Date: 01/17/2023
- -- Project Name: Digital\_Twin
- -- Module Name: Fundamental Frequency
- -- Project Name: Digital\_Twin\_Fast\_Frequency
- -- Target Devices: LCMXO2-7000HC-4FG484C (UCB v1.4a)
- -- Tool versions: Lattice Diamond\_x64 Build 3.11

-- Description:

-- This project goal is to detect the frequency of the fast frequency transistors and indicate an error in case the frequency is not close to 42kHz.

---- PinOut: \_\_ -- Revision \_\_ -- Additional Comments: --\_\_ \_\_\_\_\_ Library IEEE; use IEEE.std\_logic\_1164.all; use ieee.std\_logic\_unsigned.all; use ieee.numeric\_std.all; entity FastFrequency\_detector is generic ( maxValue : std\_logic\_vector(19 downto 0) := X"00300"; -- Ideal value is 595, which is 253h minValue : std\_logic\_vector(19 downto 0) := X"00200" ); port ( --debug\_FF\_detector : out std\_logic;

SW	: in std_logic;
enable_ff_check	: in std_logic;
stop	: in std_logic;
clk	: in std_logic;
rst	: in std_logic;
FF_det_error	: out std_logic

);

end;

# architecture BEHAVIOR of FastFrequency\_detector is

--declare Std\_Counter Component

component Std\_Counter is

generic

(

Width : integer

--width of counter

);

port(INC,rst,clk: in std\_logic;

```
Count: out STD_LOGIC_VECTOR(Width-1 downto 0));
```

end component;

-- State signals

type state\_type is (S0, S1, S2, S3, S4, S5, S6, S7, S\_error);

signal CS, NS : state\_type;

-- Counter signals

signal DC\_INC : STD\_LOGIC := '0';

signal DC\_cnt\_out : STD\_LOGIC\_VECTOR(19 downto 0);

signal DC\_counter\_rst : STD\_LOGIC := '0';

signal TimerDelay\_INC : STD\_LOGIC := '0'; signal TimerDelay\_OUT : STD\_LOGIC\_VECTOR(31 downto 0); signal TimerDelay\_RST : STD\_LOGIC := '0';

-- Error signals

signal FF\_det\_sig : STD\_LOGIC := '0';

signal LD\_FF\_det : STD\_LOGIC := '0';

signal det\_overflow : STD\_LOGIC := '0';

#### BEGIN

-- instantiate DC counter DC\_Cnt: Std\_Counter generic map

```
Width \Rightarrow 20
```

)

port map(

```
clk => clk,
rst=> DC_counter_rst,
INC=> DC_INC,
Count=> DC_cnt_out
```

);

```
TimerDelay: Std_Counter
```

generic map

(

Width => 32

)

port map(

clk => clk,

rst=> TimerDelay\_RST,

INC=> TimerDelay\_INC,

Count=> TimerDelay\_OUT

```
);
```

----Registers

Reg\_Proc: process

# begin

```
wait until clk'event and clk = '1';
```

if rst = '0' then

FF\_det\_error <= '0';

else

end if;

end process;

----End Registers

process

begin

DC\_INC <= '0'; FF\_det\_sig <= '0'; LD\_FF\_det <= '0'; DC\_counter\_rst <= '0'; TimerDelay\_RST <= '0'; TimerDelay\_INC <= '0'; case CS is

when  $S0 \Rightarrow$  -- Wait for the enable signal from the

Firmware Validation process

if (enable\_ff\_check = '0') then

NS <= S0;

else

end if;

when  $S1 \implies$  -- Ignore the first second to ignore transion values

if (TimerDelay\_OUT < X"17D7840") then --17D 7840 =

25,000,000 = 1s

$$NS \le S1;$$

else

NS <= S2;

end if;

TimerDelay\_RST <= '1';

TimerDelay\_INC <= '1';

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

----- Synchonization -----

when S2 =>

-- Wait for SW to go high

if (SW = '0') then

NS <= S2;

else

NS <= S3;

end if;

DC\_counter\_rst <= '1';

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

when S3 =>

-- Wait for SW to go low

if (SW = '1') then

NS <= S3;

else

NS <= S4;

end if;

DC\_counter\_rst <= '1';

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

----- Start -----

-- Negatie cycle of the new period

when S4 =>

-- Count while is low

if (SW = '0') then

NS <= S4;

else

end if;

DC\_counter\_rst <= '1';

DC\_INC <= '1'; -- Count while is low

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

-- Positive cycle of the new period

when S5 =>

if (SW = '1') then

else

```
NS <= S6;
```

end if;

DC\_counter\_rst <= '1'; -- Keep counting while is high

DC\_INC <= '1';

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

-- Counting is over, check if the number of clock cycles are in the

acceptable range

when S6 =>

if ((minValue < DC\_cnt\_out) AND (DC\_cnt\_out < maxValue))

then

NS <= S7; -- No error

else

NS <= S\_error; -- Error

end if;

DC\_counter\_rst <= '1';

IF (enable\_ff\_check = '0') THEN

 $NS \leq S0;$ 

#### END IF;

-- Firmware is valid. Wait for the enable to be turned off

when S7 =>

if  $(enable_ff_check = '0')$  then

NS <= S0; -- stop checking

else

```
FF_det_sig <= '0';
LD_FF_det <= '1';
NS <= S7; -- Wait
```

end if;

-- Error detected. Wait for the stop checking from Firmware Validation

process, before going back to S0

when S\_error =>

if (enable\_ff\_check = '1') then

FF\_det\_sig <= '1'; --Error LD\_FF\_det <= '1'; NS <= S\_error;

else

FF\_det\_sig <= '0'; LD\_FF\_det <= '1'; NS <= S0;

end if;

end case;

end process;

----State Sync

sync\_States: process

begin

wait until clk'event and clk = '1';

if rst = '0' then

CS <= S0;

--debug\_FF\_detector <= '0';

else

 $CS \le NS;$ 

--debug\_FF\_detector <= DC\_INC;

end if;

end process;

----End State Sync

END BEHAVIOR;

### A-6: Fundamental Frequency

-----Fundamental Frequency detector------

-----

-- Company: University of Arkansas (NCREPT)

-- Engineer: Paulo Custodio

--

Create Date:	03/16/2022
Project Name:	Digital_Twin
Module Name:	Fundamental Frequency
Project Name:	Digital_Twin_Fundamental_Frequency
Target Devices:	LCMXO2-7000HC-4FG484C (UCB v1.4a)
Tool versions:	Lattice Diamond_x64 Build 3.11

-- Description:

-- This project goal is to detect the frequency of the low frequency transistors and indicate an error in case the frequency is not close to 60Hz.

---- PinOut:

--

```
-- Revision
```

-- v2.15.22 - Debug signal added; Starts with 0 and when the deadtime is enable, should change to 1.

-- v5.27.22 - Comments and Polish.

--

-- Additional Comments:

--

\_\_\_\_\_

Library IEEE;

use IEEE.std\_logic\_1164.all;

use ieee.std\_logic\_unsigned.all;

use ieee.numeric\_std.all;

entity FF\_detector is

generic (

```
maxValue : std_logic_vector(19 downto 0) := X"67C28"; -- 668A0h = 59.5Hz = 420,000 clock cycles + 5,000 margin
```

```
minValue : std_logic_vector(19 downto 0) := X"64D48" -- 64D48h = 60.5Hz =
413,000 clock cycles
       );
       port
       (
              --debug_FF_detector : out std_logic;
              SW
                                                   : in std_logic;
                                           : in std_logic;
              enable_ff_check
                                           : in std_logic;
              stop
              clk
                                                   : in std_logic;
                                                  : in std_logic;
              rst
              FF_det_error
                                    : out std_logic
       );
```

end;

architecture BEHAVIOR of FF\_detector is

--declare Std\_Counter Component

component Std\_Counter is

generic

(

Width : integer --width of counter

);

port(INC,rst,clk: in std\_logic;

Count: out STD\_LOGIC\_VECTOR(Width-1 downto 0)); end component;

-- State signals

type state\_type is (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S\_error);

signal CS, NS : state\_type;

-- Counter signals

signal DC\_INC : STD\_LOGIC := '0';

signal DC\_cnt\_out : STD\_LOGIC\_VECTOR(19 downto 0);

signal DC\_counter\_rst : STD\_LOGIC := '0';

-- Error signals

signal FF\_det\_sig : STD\_LOGIC := '0';

signal LD\_FF\_det : STD\_LOGIC := '0';

signal det\_overflow : STD\_LOGIC := '0';

#### BEGIN

-- instantiate DC counter

DC\_Cnt: Std\_Counter

```
generic map
```

```
Width => 20
```

)

(

port map(

```
clk => clk,
rst=> DC_counter_rst,
INC=> DC_INC,
Count=> DC_cnt_out
```

);

----Registers

Reg\_Proc: process

# begin

```
wait until clk'event and clk = '1';
```

```
if rst = '0' then
```

FF\_det\_error <= '0';

else

```
if (LD_FF_det = '1') then FF_det_error <= FF_det_sig; end if;
```

end if;

end process;

----End Registers

process

begin

```
DC_INC \le '0';
FF_det\_sig \le '0';
LD\_FF\_det \le '0';
DC\_counter\_rst \le '0';
case CS is
when S0 \Longrightarrow -- Wait for the enable signal from the
```

Firmware Validation process

if  $(enable_ff_check = '0')$  then

NS <= S0;

else

NS <= S1;

end if;

----- First ignore cicle ------

when  $S1 \implies$  -- Wait for the positive Cycle: Q1 ON

if (SW = '1') then

NS <= S1;

### ELSE

NS <= S2;

end if;

IF (enable\_ff\_check = '0') THEN

NS <= S0;

## END IF;

when  $S2 \Longrightarrow$  -- Wait for Q1 and Q6 to be off

IF (SW = '0') THEN

NS <= S2;

ELSE

```
NS <= S3;
```

END IF;

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

when S3 => -- Wait for the positive Cycle: Q1 ON

if 
$$(SW = '1')$$
 then

NS <= S3;

### ELSE

NS <= S4;

end if;

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

when S4 => -- Wait for Q1 and Q6 to be off

IF (SW = '0') THEN

NS <= S4;

ELSE

NS <= S5;

END IF;

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

when S5 =>

-- Wait for SW to go low

if (SW = '1') then

NS <= S5;

else

```
NS <= S6;
```

end if;

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

when S6 =>

-- Wait for SW to go high

if (SW = '0') then

NS <= S6;

else

```
NS <= S7;
```

end if;

```
DC_counter_rst <= '1';
```

```
IF (enable_ff_check = '0') THEN
```

NS <= S0;

### END IF;

----- Start -----

-- Wait for a new period to start counting

-- Positive cycle of the new period

```
when S7 =>
```

-- Count while is high

if (SW = '1') then

```
NS <= S7;
```

else

NS <= S8;

end if;

DC\_counter\_rst <= '1';

DC\_INC <= '1'; -- Count while is high

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

-- Negative cycle of the new period

when S8 =>

if (SW = '0') then

NS <= S8;

else

NS <= S9;

end if;

DC\_counter\_rst <= '1'; -- Keep counting while is low

DC\_INC <= '1';

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

-- Counting is over, check if the number of clock cycles are in the

acceptable range

when S9 =>

if ((minValue < DC\_cnt\_out) AND (DC\_cnt\_out < maxValue))

then

NS <= S10; -- No error

else

NS <= S\_error; -- Error

end if;

DC\_counter\_rst <= '1';

IF (enable\_ff\_check = '0') THEN

NS <= S0;

END IF;

-- Firmware is valid. Wait for the enable to be turned off

when  $S10 \Rightarrow$ 

if (enable\_ff\_check = '0') then

NS <= S0; -- stop checking

else

FF\_det\_sig <= '0'; LD\_FF\_det <= '1'; NS <= S10; -- Wait

end if;

-- Error detected. Wait for the stop checking from Firmware Validation

process, before going back to S0

when S\_error =>

if (enable\_ff\_check = '1') then

FF\_det\_sig <= '1'; --Error LD\_FF\_det <= '1';

NS <= S\_error;

else

FF\_det\_sig <= '0';

 $LD\_FF\_det <= '1';$ 

## NS <= S0;

end if;

end case;

end process;

----State Sync

sync\_States: process

begin

wait until clk'event and clk = '1';

if rst = '0' then

CS <= S0;

--debug\_FF\_detector <= '0';

else

 $CS \ll NS;$ 

--debug\_FF\_detector <= DC\_cnt\_out(0);

end if;

end process;

----End State Sync

END BEHAVIOR;

#### A-7: Watchdog

\_\_\_\_\_

-- Company: University of Arkansas (NCREPT)

-- Engineer: Paulo Custodio and Kelby Haulmark

--

- -- Create Date: 03/24/2021
  -- Project Name: Digital\_Twin
  -- Module Name: Timer
  -- Project Name: Digital\_Twin\_Timer
  -- Target Devices: LCMXO2-7000HC-4FG484C (UCB v1.4a)
- -- Tool versions: Lattice Diamond\_x64 Build 3.11

-- Description: This project has the purpose to add a timer to deadtime tests, to limit the firmware

validation test

-- to a certain period of time.

-- The counter should start when the deadtime is enabled, and the timer should stop when the

done signal is received or

-- if it overflows, flagging the error 5.

---- PinOut:

--

-- Revision: V1.1

--

--

\_\_\_

-- Additional Comments:

\_\_\_\_\_

Library IEEE;

--

use IEEE.std\_logic\_1164.all;

use ieee.std\_logic\_unsigned.all;

use ieee.numeric\_std.all;

Library work;

use work.Digital\_Twin\_Common.all;

entity timer\_detector is

PORT(

enable : in ste	d_logic;
done : in sto	d_logic;
clk	: in std_logic;
rst	: in std_logic;
timer_error	: out std_logic

);

end;

#### architecture BEHAVIOR of timer\_detector is

--declare Std\_Counter Component component Std\_Counter is generic ( Width : integer --width of counter );

port(INC,rst,clk: in std\_logic;

Count: out STD\_LOGIC\_VECTOR(Width-1 downto 0));

end component;

--constant requirement : integer := 20; -- Number of clock cycles needed to meet freq

type state\_type is (S0, S1, S2, S3, S4);

signal CS, NS : state\_type;

signal det\_INC : STD\_LOGIC := '0';

signal det\_cnt\_out : STD\_LOGIC\_VECTOR(31 downto 0);

signal counter\_rst : STD\_LOGIC := '0';

signal hp\_det\_sig : STD\_LOGIC := '0';

signal LD\_hp\_det : STD\_LOGIC := '0';

signal det\_overflow : STD\_LOGIC := '0';

begin

```
Det_Cnt: Std_Counter

generic map

(

Width => 32

)

port map(

clk => clk,

rst=> counter_rst,

INC=> det_INC,

Count=> det_cnt_out
```

```
);
```

----Registers

Reg\_Proc: process

# begin

```
wait until clk'event and clk = '1';
```

```
if rst = '0' then
```

```
timer_error <= '0';</pre>
```

else

if (LD\_hp\_det = '1') then timer\_error <= hp\_det\_sig; end if;

end if;

end process;

----End Registers

Main: process (CS, enable, det\_overflow, done)

#### begin

counter\_rst <= '1'; hp\_det\_sig <= '0'; LD\_hp\_det <= '0'; det\_INC <= '0';</pre>

case CS is

when S0 =>

if (enable = '0') then

NS <= S0;

else

NS <= S1; -- When enable is 1, start to count.

end if;

counter\_rst <= '0';</pre>

$$LD_hp_det \ll '1';$$

when S1 =>

if (done OR det\_overflow) = '1' then -- Wait for the done signal or

the overflow

$$NS \leq S2;$$

else

$$NS <= S1;$$

end if;

det\_INC <= '1';

IF (enable = '0') THEN

END IF;

when S2 =>

if (det\_overflow = '1') then  $hp_det_sig <= '1';$  NS <= S3; --Error else -- Done without overflow  $hp_det_sig <= '0';$  NS <= S4; -- Ok end if;  $LD_hp_det <= '1';$  IF (enable = '0') THEN NS <= S0;END IF; when S3 => --error

if (enable = '1') then

else

end if;

hp\_det\_sig <= '1';

$$LD_hp_det \ll '1';$$

when  $S4 \implies$  -- Sit and wait.

if (enable = '1') then

NS <= S4;

else

NS <= S0;

end if;

hp\_det\_sig <= '0';

$$LD_hp_det \ll '1';$$

end case;

end process;

# freq\_overflow : process(det\_cnt\_out)

# begin

-- Counter becomes bigger than freq range so throw flag if (det\_cnt\_out > X"43B5FC0") then -- 2FAF080 = 2s

det\_overflow <= '1';</pre>

else

det\_overflow <= '0';</pre>

end if;

end process;

----State Sync

sync\_States: process

begin

wait until clk'event and clk = '1';

if rst = '0' then

CS <= S0;

else

$$CS \leq NS;$$

end if;

end process;

----End State Sync

END BEHAVIOR;

## A-8: Emulation (Digital Twin)

\_\_\_\_\_

-- Company: University of Arkansas (NCREPT)

-- Engineer: Estefano Soria and Paulo Custodio

--

Create Date:	11/18/2021
Project Name:	Digital_Twin
Module Name:	Emulation_Control
Design Name:	Digital_Twin_Emulation_Control
Target Devices:	LCMXO2-7000HC-4FG484C (UCB v1.4a)
Tool versions:	Lattice Diamond_x64 Build 3.11

- -- Description:
- -- This project was first design to emulate the phase-to-phase voltage of a two-level inverter.

-- Then, it was modified to emulate an ANPC inverter that is used on solar farms.

-- It must capture 192 samples, catching each sample every 2500 clock cyles (resolution) and

data will be stored into RAM memory, so the LabVIEW is able to read

-- the RAM memory and display the data, showing the ANPC inverter output.

---- PinOut:

--

-- Revision

--

--

---

-- Additional Comments:

-- v5.25.22 - Modified the whole project to an ANPC inverter.

--

-----

Library IEEE;

Library STD;

use IEEE.std\_logic\_1164.all;

use ieee.std\_logic\_unsigned.all;

use ieee.numeric\_std.all;

use STD.textio.all;

use IEEE.std\_logic\_textio.all;

library machxo2;

use machxo2.all;

library work;

use work.Digital\_Twin\_Common.all;

ENTITY Digital\_Twin\_Emulation\_Control IS
PORT (

clk : in STD\_LOGIC;

rst : in STD\_LOGIC;

Emu\_EN : in std\_logic;

Data : INOUT std\_logic\_vector(15 downto 0);

Addr : OUT std\_logic\_vector(15 downto 0);

Xrqst : OUT std\_logic;

XDat : IN std\_logic;

YDat : OUT std\_logic;

BusRqst : OUT std\_logic;

BusCtrl : IN std\_logic;

--Phase A Inputs

Emu_SW01_A	: in std_logic;
Emu_SW02_A	: in std_logic;
Emu_SW03_A	: in std_logic;
Emu_SW04_A	: in std_logic;
Emu_SW05_A	: in std_logic;
Emu_SW06_A	: in std_logic;

### --Phase B Inputs

Emu\_SW01\_B : in std\_logic;

Emu_SW02_B	: in std_logic;
Emu_SW03_B	: in std_logic;
Emu_SW04_B	: in std_logic;
Emu_SW05_B	: in std_logic;
Emu_SW06_B	: in std_logic;

## --Phase C Inputs

Emu_SW01_C	: in std_logic;
Emu_SW02_C	: in std_logic;
Emu_SW03_C	: in std_logic;
Emu_SW04_C	: in std_logic;
Emu_SW05_C	: in std_logic;
Emu_SW06_C	: in std_logic;

Error : in STD\_LOGIC;

HP\_EN : in STD\_LOGIC

);

END Digital\_Twin\_Emulation\_Control;

ARCHITECTURE Behavioral OF Digital\_Twin\_Emulation\_Control IS

----- START SIGNAL AND COMPONENT DECLARATIONS ---

-----

TYPE state\_type IS

(

S0,S1,S2,S3,S4,S5,S6,S7,S8,S9,S10, S11,S12,S13,S14,S15,S16,S17,S18,S19,S20, S21,S22,S23,S24,S25,S26,S27,S28,S29,S30, S31,S32,S33,S34,S35,S36,S37,S38,S39,S40, S41,S42,S43,S44,S45,S46,S47,S48,S49,S50, S51,S52,S53,S54,S55,S56,S57,S58,S59,S60, S61,S62,S63,S64,S65,S66,S67

);

signal CS, NS, CSA, NSA, CSB, NSB, CSC, NSC, NS\_Fsw, CSab, NSab, CSbc, NSbc, CSca, NSca : state\_type;

----- Other Signals ------

signal EN : std\_logic := '0'; -- Enable

--Bus Interface Signals

signal Bus\_Int1\_WE : std\_logic := '0';

signal Bus\_Int1\_RE : std\_logic := '0';

signal Bus\_Int1\_Busy : std\_logic := '0';

signal Bus\_Int1\_AddrIn : std\_logic\_vector (15 downto 0) := (others => '0');

signal Bus\_Int1\_DataIn : std\_logic\_vector (15 downto 0) := (others => '0');

signal Bus\_Int1\_DataOut : std\_logic\_vector (15 downto 0) := (others => '0');

-- Va FIFO Signals

- signal STD\_FIFO\_Va\_Full : std\_logic := '0';
- signal STD\_FIFO\_Va\_Empty : std\_logic := '0';
- signal STD\_FIFO\_Va\_WriteEn : std\_logic := '0';
- signal STD\_FIFO\_Va\_ReadEn : std\_logic := '0';
- signal STD\_FIFO\_Va\_DataIn : std\_logic\_vector (15 downto 0) := (others => '0');
- signal STD\_FIFO\_Va\_DataOut : std\_logic\_vector (15 downto 0) := (others => '0');

-- Vb FIFO Signals

- signal STD\_FIFO\_Vb\_Full : std\_logic := '0';
- signal STD\_FIFO\_Vb\_Empty : std\_logic := '0';
- signal STD\_FIFO\_Vb\_WriteEn : std\_logic := '0';

signal STD\_FIFO\_Vb\_ReadEn : std\_logic := '0';

signal STD\_FIFO\_Vb\_DataIn : std\_logic\_vector (15 downto 0) := (others => '0');

signal STD\_FIFO\_Vb\_DataOut : std\_logic\_vector (15 downto 0) := (others => '0');

-- Vc FIFO Signals

- signal STD\_FIFO\_Vc\_Full : std\_logic := '0';
- signal STD\_FIFO\_Vc\_Empty : std\_logic := '0';
- signal STD\_FIFO\_Vc\_WriteEn : std\_logic := '0';

signal STD\_FIFO\_Vc\_ReadEn : std\_logic := '0';

signal STD\_FIFO\_Vc\_DataIn : std\_logic\_vector (15 downto 0) := (others => '0');

signal STD\_FIFO\_Vc\_DataOut : std\_logic\_vector (15 downto 0) := (others => '0');

----- Data Distribution Counters ------

-- Bus Counter Delay

-- 8 bit

signal CntBus\_INC : std\_logic := '0';

signal CntBus\_Rst : std\_logic := '0';

signal CntBus\_Out : std\_logic\_vector(7 downto 0) := (others => '0');

-- Start Data Traffic Counter Delay

-- 8 bit

signal CntDelay\_INC : std\_logic := '0';

signal CntDelay\_Rst : std\_logic := '0';

signal CntDelay\_Out : std\_logic\_vector(7 downto 0) := (others => '0');

-- 192 FIFO Reg Counter to Save Emu Data

-- 8 bit

signal Cnt\_LeadReg\_INC : std\_logic := '0';

signal Cnt\_LeadReg\_Rst : std\_logic := '0';

signal Cnt\_LeadReg\_Out : std\_logic\_vector(7 downto 0) := (others => '0');

-- 192 Reg Counter to Save Emu Data from FIFO to RAM

--8 bit

signal Cnt\_FollowReg\_INC : std\_logic := '0';

signal Cnt\_FollowReg\_Rst : std\_logic := '0';

signal Cnt\_FollowReg\_Out : std\_logic\_vector(7 downto 0) := (others => '0');

-- PreScale Counter

-- 16 bit

signal Cnt\_Scale\_INC : std\_logic := '0';

signal Cnt\_Scale\_Rst : std\_logic := '0';

signal Cnt\_Scale\_Out : std\_logic\_vector(15 downto 0) := (others => '0');

------ Registers ------

----- Freq Calculations ------

-----VAN %DC------

-- Van Duty Cycle

signal LD\_Van\_DC : std\_logic := '0';

signal Temp\_Van\_DC : std\_logic\_vector (7 downto 0) := (others => '0');

S	ignal	Van_DC	: std_logic_vector (7 downto 0) := (others => '0');
	VBN %E	)C	
	- Vbn Duty (	Cycle	
S	ignal LD_V	/bn_DC	: std_logic := '0';
S	ignal Temp_	Vbn_DC	: std_logic_vector (7 downto 0) := (others => '0');
S	ignal	Vbn_DC	: std_logic_vector (7 downto 0) := (others => '0');
	VCN %E	)C	
	- Vcn Duty (	Cycle	
S	ignal LD_V	/cn_DC	: std_logic := '0';
S	ignal Temp_	Vcn_DC	: std_logic_vector (7 downto 0) := (others => '0');
S	ignal	Vcn_DC	: std_logic_vector (7 downto 0) := (others => '0');

----- Data Distribution ------

Variable Da	ata Register	
signal LD_V	rble_Data	: std_logic := '0';
signal Temp_Vrble_Data		: std_logic_vector (15 downto 0) := (others => '0');
signal	Vrble_Data	: std_logic_vector (15 downto 0) := (others => '0');

-- Start Emu DataLogging Register

signal LD\_Emu\_DL\_Start : std\_logic := '0';

signal Temp\_Emu\_DL\_Start : std\_logic := '0';

signal Emu\_DL\_Start : std\_logic := '0';

-- Scale Ref Register Used for Scale Counter (Latched from PreScale Reg)

constant Scale\_Ref : std\_logic\_vector (15 downto 0) := X''09C4''; --

Scale: 09C4h = 2500 clock cycles. Every 2500 clock cycles, one sample will be collected from the DSP signals

constant numberOfSamples : std\_logic\_vector (7 downto 0) := X"C0"; -- From each phase, 192(C0h) samples will be collected

-- Emu Va, Vb, Vc Sampling Registers (Sample based on Scale Counter)

: std_logic := '0';
: std_logic_vector (15 downto 0) := (others => '0');
: std_logic_vector (15 downto 0) := (others

=> '0');

signal LD	_Vb_Samp	: std_logic := '0';
signal Tem	p_Vb_Samp	: std_logic_vector (15 downto 0) := (others => '0');
signal	Vb_Samp	: std_logic_vector (15 downto 0) := (others

=> '0');

signal LD_Vc_Samp	: std_logic := '0';
signal Temp_Vc_Samp	: std_logic_vector (15 downto 0) := (others => '0');
signal Vc_Samp	: std_logic_vector (15 downto 0) := (others

=> '0');

-- Emu Va, Vb, Vc RAM Starting Address Latched from Common Constants signal LD\_Addr\_Va\_Start : std\_logic := '0'; signal Temp\_Addr\_Va\_Start : std\_logic\_vector (15 downto 0) := (others => '0'); signal Addr\_Va\_Start : std\_logic\_vector (15 downto 0) := (others

=> '0');

-	l LD_Addr_Vb_Start	: std_logic := '0';
signa	l Temp_Addr_Vb_Start	: std_logic_vector (15 downto 0) := (others => '0');
signa	l Addr_Vb_Start	: std_logic_vector (15 downto 0) := (others
=> '0');		

-- PROCESS EN Registers

signal LD\_EN : std\_logic := '0'; signal Temp\_EN : std\_logic := '0';

----- Component Declarations (FIFO, Bus\_Int, Counters) ------

----

-- STD\_FIFO

# COMPONENT STD\_FIFO

Generic

(

DATA_WIDTH	: integer;	Width of FIFO
FIFO_DEPTH	: integer;	Depth of FIFO
FIFO_ADDR_LEN	: integer Re	quired number of bits to

represent FIFO\_Depth

);

Port

(

CLK : in STD\_LOGIC; RST : in STD\_LOGIC; WriteEn : in STD\_LOGIC; DataIn : in STD\_LOGIC\_VECTOR (DATA\_WIDTH - 1 downto 0); ReadEn : in STD\_LOGIC; DataOut : out STD\_LOGIC\_VECTOR (DATA\_WIDTH - 1 downto 0); Empty : out STD\_LOGIC;

Full : out STD\_LOGIC

);

#### END COMPONENT;

-- Bus Interface

#### COMPONENT Bus\_Int

PORT

(

clk : IN std\_logic; rst : IN std\_logic; DataIn : IN std\_logic\_vector(15 downto 0); DataOut : OUT std\_logic\_vector(15 downto 0); AddrIn : IN std\_logic\_vector(15 downto 0); WE : IN std\_logic; RE : IN std\_logic; Busy : OUT std\_logic; Data : INOUT std\_logic\_vector(15 downto 0); Addr : OUT std\_logic\_vector(15 downto 0); Xrqst : OUT std\_logic; XDat : IN std\_logic;YDat : OUT std\_logic;BusRqst : OUT std\_logic;BusCtrl : IN std\_logic

);

END COMPONENT;

--Declare Counter Component component Std\_Counter generic ( Width : integer --width of counter ); port ( INC,rst,clk: in std\_logic; Count: out STD\_LOGIC\_VECTOR(Width-1 downto 0)

);

END component;

----- END SIGNAL AND COMPONENT

DECLARATIONS------

BEGIN ------ BEGIN ------

\_\_\_\_\_

--Instantiate STD\_FIFO for Va

STD\_FIFO\_Va: STD\_FIFO

Generic Map

(

DATA_WIDTH	=>16, W	idth of l	FIFO
FIFO_DEPTH	=> 200,		Depth of FIFO
FIFO_ADDR_LEN	i => 9 Re	equired	number of bits to represent FIFO_Depth

)

Port Map

(

```
CLK => clk,
RST => rst,
WriteEn => STD_FIFO_Va_WriteEn,
DataIn => STD_FIFO_Va_DataIn,
ReadEn => STD_FIFO_Va_ReadEn,
DataOut => STD_FIFO_Va_DataOut,
```

Empty => STD\_FIFO\_Va\_Empty,

```
Full => STD_FIFO_Va_Full
);
--Instantiate STD_FIFO for Vb
STD_FIFO_Vb: STD_FIFO
Generic Map
(
                        => 16,
                                     -- Width of FIFO
      DATA_WIDTH
      FIFO_DEPTH
                         => 200,
                                           Depth of FIFO
                                     --
      FIFO\_ADDR\_LEN => 9
                            -- Required number of bits to represent FIFO_Depth
)
Port Map
(
      CLK => clk,
      RST => rst,
      WriteEn => STD_FIFO_Vb_WriteEn,
      DataIn => STD_FIFO_Vb_DataIn,
      ReadEn => STD_FIFO_Vb_ReadEn,
      DataOut => STD_FIFO_Vb_DataOut,
      Empty => STD_FIFO_Vb_Empty,
      Full => STD_FIFO_Vb_Full
```

);

--Instantiate STD\_FIFO for Vc

```
STD_FIFO_Vc: STD_FIFO
```

Generic Map

(

```
DATA_WIDTH => 16, -- Width of FIFO
FIFO_DEPTH => 200, -- Depth of FIFO
FIFO_ADDR_LEN => 9 -- Required number of bits to represent FIFO_Depth
```

)

Port Map

(

```
CLK => clk,

RST => rst,

WriteEn => STD_FIFO_Vc_WriteEn,

DataIn => STD_FIFO_Vc_DataIn,

ReadEn => STD_FIFO_Vc_ReadEn,

DataOut => STD_FIFO_Vc_DataOut,

Empty => STD_FIFO_Vc_Empty,

Full => STD_FIFO_Vc_Full
```

);

--Instantiate Bus Interface

Bus\_Int1: Bus\_Int

### PORT MAP

(

clk => clk,

rst => rst,

DataIn => Bus\_Int1\_DataIn,

DataOut => Bus\_Int1\_DataOut,

AddrIn => Bus\_Int1\_AddrIn,

WE => Bus\_Int1\_WE,

RE => Bus\_Int1\_RE,

Busy => Bus\_Int1\_Busy,

Data => Data,

Addr => Addr,

Xrqst => Xrqst,

XDat => XDat,

YDat => YDat,

BusRqst => BusRqst,

BusCtrl => BusCtrl

# );

-- Bus Counter Delay CounterBus: Std\_Counter generic map

(

```
Width => 8
```

)

port map(

INC $\Rightarrow$  CntBus\_INC,rst $\Rightarrow$  CntBus\_Rst,clk $\Rightarrow$  clk,Count $\Rightarrow$  CntBus\_Out

```
);
```

```
-- Start Data Traffic Counter Delay
CounterDelay: Std_Counter
```

generic map

(

```
Width => 8
```

)

port map(

INC => CntDelay\_INC, rst => CntDelay\_Rst, clk => clk, Count => CntDelay\_Out

);

-- 192 FIFO Reg Counter to Save Emu Data

```
Counter_LeadReg: Std_Counter
```

generic map

(

```
Width => 8
```

)

port map(

INC => Cnt\_LeadReg\_INC, rst => Cnt\_LeadReg\_Rst, clk => clk, Count => Cnt\_LeadReg\_Out );

-- PreScale Counter Counter\_Scale: Std\_Counter generic map ( Width => 16 ) port map ( INC => Cnt\_Scale\_INC,

rst => Cnt\_Scale\_Rst,

```
clk
      => clk,
Count => Cnt_Scale_Out
```

);

(

)

(

);

-- 192 Reg Counter to Save Emu Data from FIFO to RAM Counter\_FollowReg: Std\_Counter

```
generic map
```

Width => 8port map => Cnt\_FollowReg\_INC, INC => Cnt\_FollowReg\_Rst, rst => clk, clk Count => Cnt\_FollowReg\_Out

----- Registers ------

Reg\_Proc: PROCESS

BEGIN

wait until clk'event and clk = '1';

IF rst = '0' THEN

Van\_DC <= (others => '0'); Vbn\_DC <= (others => '0');

Vcn\_DC <= (others => '0');

--Data Distribution

Vrble\_Data<= (others => '0');

Va\_Samp<= (others => '0');

Vb\_Samp<= (others => '0');

Vc\_Samp<= (others => '0');

Addr\_Va\_Start<= (others => '0');

Addr\_Vb\_Start<= (others => '0');

Addr\_Vc\_Start<= (others => '0');

Emu\_DL\_Start<= '0';

EN <= '0';

### ELSE

	Load the data every rising edge.			
	IF (LD_Van_DC = '1')	THEN	Van_DC	<=
Temp_Van_DC;	END if;			

	IF (LD_Vbn_DC = '1')	THEN Vbn_DC <=
Temp_Vbn_DC;	END if;	
	IF (LD_Vcn_DC = '1')	THEN Vcn_DC <=
Temp_Vcn_DC;	END if;	
	Data Distribution	
	IF (LD_Vrble_Data = '1') THEN	N Vrble_Data <= Temp_Vrble_Data;
END if;		
	IF (LD_Emu_DL_Start = '1') THEN	N Emu_DL_Start <=
Temp_Emu_DL_Sta	rt; END if;	
	IF (LD_Va_Samp = '1')	THEN Va_Samp <=
Temp_Va_Samp;	END if;	
	IF (LD_Vb_Samp = '1')	THEN Vb_Samp <=
Temp_Vb_Samp;	END if;	
	IF (LD_Vc_Samp = '1')	THEN Vc_Samp <=
Temp_Vc_Samp;	END if;	
	IF (LD_Addr_Va_Start = '1') THEN	1 Addr_Va_Start <=
Temp_Addr_Va_Sta	rt; END if;	
	IF (LD_Addr_Vb_Start = '1') THEN	V Addr_Vb_Start <=
Temp_Addr_Vb_Sta	rt; END if;	
	IF (LD_Addr_Vc_Start = '1') THEN	J Addr_Vc_Start <=
Temp_Addr_Vc_Sta	rt; END if;	

IF (LD\_EN = '1')

<=

Temp\_EN ; END if;

END IF;

END PROCESS;

----- END Registers -----

Va\_Duty\_Cycle: PROCESS(CSA, EN, Emu\_SW01\_A, Emu\_SW02\_A, Emu\_SW03\_A,

## Emu\_SW04\_A)

BEGIN

LD\_Van\_DC <= '0';

Temp\_Van\_DC <= (others => '0');

case CSA is

when S0 =>

IF (EN <= '0')THEN

NSA<=S0;

ELSE

NSA<=S1;

END IF;

when  $S1 \Rightarrow -12V$  Offset (24<->0) instead of 12<->-12 range

IF (Emu\_SW01\_A = '1') THEN -- Positive cycle

IF (Emu\_SW02\_A = '1') THEN

Temp\_Van\_DC <= X"64"; -- 24V

ELSE

Temp\_Van\_DC <= X"32"; -- 12v

END IF;

ELSIF (Emu\_SW04\_A = '1') THEN -- Negative cycle

IF (Emu\_SW03\_A = '1') THEN

Temp\_Van\_DC <= X"00"; -- 0V

### ELSE

Temp\_Van\_DC <= x"32"; -- 12V

END IF;

ELSE

Temp\_Van\_DC <= X"32"; -- 12v

END IF;

NSA <= S2;

LD\_Van\_DC <= '1';

when S2 =>

NSA <= S1;

when others=>

NSA <= S0;

END case;

END PROCESS;

----- Calculate Duty Cycle % of Phase B -----

Vb\_Duty\_Cycle: PROCESS(CSB, EN, Emu\_SW01\_B, Emu\_SW02\_B, Emu\_SW03\_B,

Emu\_SW04\_B)

BEGIN

LD\_Vbn\_DC <= '0';

Temp\_Vbn\_DC <= (others => '0');

case CSB is

when S0 =>

ELSE

NSB<=S1;

END IF;

when  $S1 \Rightarrow -12V$  Offset (24<->0) instead of 12<->-12 range

IF (Emu\_SW01\_B = '1') THEN -- Positive cycle

IF (Emu\_SW02\_B = '1') THEN

Temp\_Vbn\_DC <= X"64"; -- 24V

ELSE

Temp\_Vbn\_DC <= X"32"; -- 12v

END IF;

ELSIF (Emu\_SW04\_B = '1') THEN -- Negative cycle

IF (Emu\_SW03\_B = '1') THEN

Temp\_Vbn\_DC <= X"00"; -- 0V

ELSE

Temp\_Vbn\_DC <= x"32"; -- 12V

END IF;

ELSE

Temp\_Vbn\_DC <= X"32"; -- 12v END IF; NSB <= S2; LD\_Vbn\_DC <= '1';

when S2 => -- Refresh

NSB <= S1;

when others=>

NSB <= S0;

END case;

END PROCESS;

----- Phase C -----

Vc\_Duty\_Cycle: PROCESS(CSC, EN, Emu\_SW01\_C, Emu\_SW02\_C, Emu\_SW03\_C,

Emu\_SW04\_C)

BEGIN

LD\_Vcn\_DC <= '0';

Temp\_Vcn\_DC <= (others => '0');

case CSC is

when S0 =>

IF (EN <= '0')THEN

NSC<=S0;

ELSE

NSC<=S1;

END IF;

when S1 => -- 12V Offset (24<->0) instead of 12<->-12 range IF (Emu\_SW01\_C = '1') THEN -- Positive cycle IF (Emu\_SW02\_C = '1') THEN Temp\_Vcn\_DC <= X"64"; -- 24V

ELSE

Temp\_Vcn\_DC <= X"32"; -- 12v

END IF;

ELSIF (Emu\_SW04\_C = '1') THEN -- Negative cycle

IF (Emu\_SW03\_C = '1') THEN

Temp\_Vcn\_DC <= X"00"; -- 0V

ELSE

Temp\_Vcn\_DC <= x"32"; -- 12V

END IF;

ELSE

Temp\_Vcn\_DC <= X"32"; -- 12v

END IF;

NSC <= S2;

LD\_Vcn\_DC <= '1';

when S2 => -- Refresh

NSC <= S1;

when others=>

NSC <= S0;

END case;

END PROCESS;

----- Emulation Data Traffic ------

Emu\_Data\_Traffic : PROCESS(CS, CntDelay\_Out, CntBus\_Out, Bus\_Int1\_Busy,

Bus\_Int1\_DataOut, Vrble\_Data, Error, Emu\_DL\_Start, HP\_EN, EN, Cnt\_LeadReg\_Out,

Cnt\_Scale\_Out, Van\_DC, Vbn\_DC, Vcn\_DC, Va\_Samp, Vb\_Samp, Vc\_Samp,

Cnt\_FollowReg\_Out, STD\_FIFO\_Va\_Full, STD\_FIFO\_Va\_Empty, STD\_FIFO\_Va\_DataOut,

### STD\_FIFO\_Vb\_Full, STD\_FIFO\_Vb\_Empty, STD\_FIFO\_Vb\_DataOut, STD\_FIFO\_Vc\_Full,

#### STD\_FIFO\_Vc\_Empty, STD\_FIFO\_Vc\_DataOut)

#### BEGIN

CntBus\_Rst <= '1'; CntDelay\_Rst <= '1'; Cnt\_LeadReg\_Rst <= '1'; Cnt\_Scale\_Rst <= '1'; Cnt\_FollowReg\_Rst <= '1';

CntBus\_INC <= '0';

CntDelay\_INC <= '0';

Cnt\_LeadReg\_INC <= '0';

Cnt\_Scale\_INC <= '0';

Cnt\_FollowReg\_INC <= '0';

LD\_Addr\_Va\_Start <= '0';

LD\_Addr\_Vb\_Start <= '0';

LD\_Addr\_Vc\_Start <= '0';

Temp\_Addr\_Va\_Start <= (others => '0');

Temp\_Addr\_Vb\_Start <= (others => '0');

Temp\_Addr\_Vc\_Start <= (others => '0');

LD\_Vrble\_Data <= '0';

Temp\_Vrble\_Data <= (others => '0');

LD\_Emu\_DL\_Start <= '0';

Temp\_Emu\_DL\_Start <= '0';

Temp\_Va\_Samp <= (others => '0');

Temp\_Vb\_Samp <= (others => '0');

Temp\_Vc\_Samp <= (others => '0');

LD\_Va\_Samp <= '0';

LD\_Vb\_Samp <= '0';

LD\_Vc\_Samp <= '0';

Bus\_Int1\_AddrIn <= (others => '0'); Bus\_Int1\_RE <='0'; Bus\_Int1\_DataIn <= (others => '0'); Bus\_Int1\_WE <='0';

STD\_FIFO\_Va\_WriteEn <='0'; STD\_FIFO\_Va\_DataIn <= (others => '0'); STD\_FIFO\_Va\_ReadEn <='0';

STD\_FIFO\_Vb\_WriteEn <='0';</pre>

STD\_FIFO\_Vb\_DataIn <= (others => '0');

STD\_FIFO\_Vb\_ReadEn <='0';

STD\_FIFO\_Vc\_WriteEn <='0'; STD\_FIFO\_Vc\_DataIn <= (others => '0'); STD\_FIFO\_Vc\_ReadEn <='0';</pre>

case CS is

when S0 =>

CntBus\_Rst <='0'; -- Reset Bus Counter -- Reset Delay Counter CntDelay\_Rst <='0'; Cnt\_LeadReg\_Rst <= '0'; -- Reset Number of Samples Cnt\_Scale\_Rst <= '0'; Cnt\_FollowReg\_Rst <= '0'; Temp\_Addr\_Va\_Start <= Addr0\_Emu\_Va; Temp\_Addr\_Vb\_Start <= Addr0\_Emu\_Vb; Temp\_Addr\_Vc\_Start <= Addr0\_Emu\_Vc; LD\_Addr\_Va\_Start <= '1'; LD\_Addr\_Vb\_Start <= '1'; LD\_Addr\_Vc\_Start <= '1'; Temp\_EN <= '0'; LD\_EN <= '1';

NS <= S1;

when S1=>

-- Delay

if(CntDelay\_Out < 40) THEN

NS<=S1;

else

NS<=S2;

END if;

CntDelay\_INC<='1';

when S2=>

-- Wait

if(CntBus\_Out < 128) THEN

NS<=S2;

else

NS<=S3;

END if;

CntBus\_INC<='1';

when S3 =>

-- Wait for Bus

Control

if(Bus\_Int1\_Busy = '1') THEN

NS <= S3;

else

NS <=S4;	
END if;	
CntBus_Rst <='0';	Reset Bus Counter

when S4 =>

-- Request if the

Emulation button was pressed

Bus\_Int1\_AddrIn <= Addr\_Emu\_DL\_Start; --

Addr\_Emu\_DL\_Start is a constant from Common file

Bus\_Int1\_RE <='1'; NS <= S5;

when S5 =>

Control

if(Bus\_Int1\_Busy = '1') THEN

NS <= S5;

else

NS <=S6;

END if;

Temp\_Vrble\_Data <= Bus\_Int1\_DataOut;

LD\_Vrble\_Data <= '1';

when S6 =>

value into Emulation Datalogger Start variable

-- Store the register

-- Wait for Bus

Temp\_Emu\_DL\_Start <= Vrble\_Data(0);</pre> LD\_Emu\_DL\_Start <= '1'; NS <= S7;

when S7 =>-- Check if EMU Start

is pressed

```
if(Emu_DL_Start = '1') THEN
      NS <= S8;
else
```

NS <= S0; -- If not, go back to

**S**0

end if;

when  $S8 \Rightarrow$  -- Check errors if(Error = '1') THEN Temp\_Emu\_DL\_Start <= '0'; LD\_Emu\_DL\_Start <= '1'; NS <= S9; ELSE NS <= S16;

END if;

----- Start ERROR Procedure -----

when S9 => -- Wait bus

\_

if(Bus\_Int1\_Busy = '1') THEN

NS <= S9;

else

```
NS <= S10;
```

END if;

when  $S10 \Rightarrow --$  Set DL status to Error

Bus\_Int1\_AddrIn <= Addr\_Emu\_DL\_Status; --

Addr\_Emu\_DL\_Status is a constant from Common file

Bus\_Int1\_DataIn <= X"0003"; -- Emu\_DL\_Stat = 3 (ERROR)

Bus\_Int1\_WE <='1';

NS <= S11;

when  $S11 \implies$  -- Wait bus

if(Bus\_Int1\_Busy = '1') THEN

```
NS <= S11;
```

else

```
NS <=S12;
```

END if;

when S12 => -- Overwrite the DL Start command

Bus\_Int1\_AddrIn <= Addr\_Emu\_DL\_Start; --

Addr\_Emu\_DL\_Start is a constant from Common file

Bus\_Int1\_DataIn <= X"0000"; Bus\_Int1\_WE <='1'; NS <= S13;

when  $S13 \implies$  -- Check if Error is still ON. Wait until the error is off

```
IF (Error = '1') THEN
```

```
NS <= S13;
```

else

```
NS <= S14;
```

END if;

when  $S14 \implies$  -- Wait bus

if(Bus\_Int1\_Busy = '1') THEN

NS <= S14;

else

NS <=S15;

END if;

when S15 => -- Set DL status to done and go back to S0

Bus\_Int1\_AddrIn <= Addr\_Emu\_DL\_Status; --Addr\_Emu\_DL\_Status is a constant from Common file Bus\_Int1\_DataIn <= X"0000"; -- Emu\_DL\_Stat = 0 (Ready/Done) Bus\_Int1\_WE <='1';  $NS \leq S0;$ ------ END ERROR Procedure ------\_\_ ------ Start Emu Data Logging -----when S16 =>-- Wait for Bus Control if(Bus\_Int1\_Busy = '1') THEN NS <= S16; else NS <= S17; END if; when S17 =>-- Set DL Status to Busy and Enable emulation Bus\_Int1\_AddrIn <= Addr\_Emu\_DL\_Status; --Addr\_Emu\_DL\_Status is a constant from Common file Bus\_Int1\_DataIn <= X"0001"; -- Emu\_DL\_Stat = 1 = Busy Bus\_Int1\_WE <='1'; Temp\_EN <= '1'; -- Enable Emulation LD\_EN <= '1';

NS <= S18;

when S18=>

-- Check if there's no

error and if HP is enabled

if((Error = '0') and (HP\_EN = '0'))THEN

NS <= S19;

else

NS <= S9; -- If there's an error,

go back to error process (S9)

END if;

----- Collect sample and save into FIFO loop ------

when S19 =>

IF (Cnt\_LeadReg\_Out < numberOfSamples) THEN -- Check if all

samples were collected

\_

NS <= S20;

else

Cnt\_Scale\_Rst <= '0';

END if;

when S20  $\Rightarrow$ 

clock cycles)

```
Cnt_Scale_INC <= '1';
NS <= S20;
```

NS <= S21;

END if;

else

when S21 =>

Cnt_Scale_Rst <= '0';	Reset resolution counter
Temp_Va_Samp <= X"00" & Van	_DC; Load values of each

phase

Temp\_Vb\_Samp <= X"00" & Vbn\_DC; Temp\_Vc\_Samp <= X"00" & Vcn\_DC; LD\_Va\_Samp <= '1'; LD\_Vb\_Samp <= '1'; LD\_Vc\_Samp <= '1'; NS <= S22;

when  $S22 \Rightarrow$ 

Cnt\_LeadReg\_INC <= '1'; -- Count 1 sample collected NS <= S23; -- Start Saving Emu Va, Vb, Vc Data in FIFO--

when S23 =>

IF (STD\_FIFO\_Va\_Full = '0') THEN

STD\_FIFO\_Va\_DataIn <= Va\_Samp; --16 bit

FIFO. DATA\_WIDTH in FIFO must be 16 and not 8.

STD\_FIFO\_Va\_WriteEn <='1';

END if;

FIFO. DATA\_WIDTH in FIFO must be 16 and not 8.

STD\_FIFO\_Vb\_WriteEn <='1';</pre>

END if;

IF (STD\_FIFO\_Vc\_Full = 
$$'0'$$
) THEN

FIFO. DATA\_WIDTH in FIFO must be 16 and not 8.

STD\_FIFO\_Vc\_WriteEn <='1';

END if;

NS <= S19;

Control

-- Update

if(Bus\_Int1\_Busy = '1') THEN NS <= S24;

else

NS <=S25;

END if;

when S25 =>

Emu\_DL\_Status

Bus\_Int1\_AddrIn <= Addr\_Emu\_DL\_Status; --

Addr\_Emu\_DL\_Status is a constant from Common file

Bus\_Int1\_DataIn <= X"0002"; -- Emu\_DL\_Stat = 1 (Saving Data) Bus\_Int1\_WE <='1'; NS <= S26;

when  $S26 \Rightarrow$ 

if(Cnt\_FollowReg\_Out < numberOfSamples)THEN -- X"C0" =

192

NS <= S27;

else

Cnt\_FollowReg\_Rst <= '0';

NS <= S40;

END if;

----- Saving Emu Va, Vb, Vc Data from FIFO to RAM ------

\_\_\_\_\_

-- Va FIFO to RAM

when S27  $\Rightarrow$ 

if(STD\_FIFO\_Va\_Empty = '1') THEN -- Check if FIFO is empty.

if true, check Vb FIFO

NS<=S31;

else

STD\_FIFO\_Va\_ReadEn <= '1'; -- Read data from

FIFO

NS<=S28;

END if;

when S28=>

-- Load FIFO data

Temp\_Vrble\_Data <= STD\_FIFO\_Va\_DataOut;

LD\_Vrble\_Data <='1';

NS<=S29;

Control

if(Bus\_Int1\_Busy = '1') THEN

NS <= S29;

else

NS <=S30;

END if;

when S30=>

-- Send data to RAM

Bus\_Int1\_AddrIn <= Addr\_Va\_Start + Cnt\_FollowReg\_Out;

--SEND Va data to RAM Addr X"0200" + Counter[1:192]

Bus\_Int1\_DataIn <= Vrble\_Data;

Bus\_Int1\_WE <='1';

NS<=S31;

-- Vb FIFO to RAM

when S31 =>

if(STD\_FIFO\_Vb\_Empty = '1') THEN -- Check if FIFO is empty.

if true, check Vc FIFO

```
NS <= S35;
```

else

STD\_FIFO\_Vb\_ReadEn <= '1'; -- Read data from

FIFO

END if;

when S32 =>

-- Load data from

FIFO

Temp\_Vrble\_Data <= STD\_FIFO\_Vb\_DataOut; LD\_Vrble\_Data <='1';

NS <= S33;

when \$33 =>

-- Wait for Bus

Control

if(Bus\_Int1\_Busy = '1') THEN

NS <= S33;

else

NS <= S34;

END if;

when S34 =>

-- Send data to RAM

Bus\_Int1\_AddrIn <= Addr\_Vb\_Start + Cnt\_FollowReg\_Out;

--Send Vb data to RAM Addr X"0300" + Counter[1:192]

Bus\_Int1\_DataIn <= Vrble\_Data; Bus\_Int1\_WE <='1'; NS <= S35;

### -- Vc FIFO to RAM

when S35 =>

if(STD\_FIFO\_Vc\_Empty = '1') THEN -- Check if FIFO is empty.

If true go back to S26

NS <= S26;

else

STD\_FIFO\_Vc\_ReadEn <= '1'; -- Read data from

FIFO

END if;

when S36=>

-- Load data from

FIFO

Temp\_Vrble\_Data <= STD\_FIFO\_Vc\_DataOut;

LD\_Vrble\_Data <= '1';

NS <= S37;

when S37 =>

-- Wait for Bus

Control

if(Bus\_Int1\_Busy = '1') THEN

NS <= S37;

else

#### NS <= S38;

END if;

when S38=>

-- Send data to RAM

Bus\_Int1\_AddrIn <= Addr\_Vc\_Start + Cnt\_FollowReg\_Out;

--Send Vc data to RAM Addr X"0300" + Counter[1:192]

Bus\_Int1\_DataIn <= Vrble\_Data;

Bus\_Int1\_WE <='1';

NS <= S39;

when S39 =>

Cnt\_FollowReg\_INC <= '1'; -- Count 1 sample of each phase and

go back to S26

NS <= S26;

----- End Saving Emu Va, Vb, Vc Data from FIFO to

RAM -----

----- Finalizing ------

when S40 =>

-- Wait for Bus

Control

if(Bus\_Int1\_Busy = '1') THEN

NS <= S40;

else

$$NS \le S41;$$

END if;

when S41 => -- Change register

status to Ready/Done

```
Bus_Int1_AddrIn <= Addr_Emu_DL_Status; --
```

Addr\_Emu\_DL\_Status is a constant from Common file

Bus\_Int1\_DataIn <= X"0000"; -- Emu\_DL\_Stat = 0 (Ready/Done) Bus\_Int1\_WE <='1'; NS <= S42;

when  $S42 \Rightarrow$ 

-- Wait for Bus

Control

if(Bus\_Int1\_Busy = '1') THEN

NS <= S42;

else

NS <=S43;

END if;

when S43 =>

-- Reset the DL start

register and go back to S0

Bus\_Int1\_AddrIn <= Addr\_Emu\_DL\_Start; --

Addr\_Emu\_DL\_Start is a constant from Common file

Bus\_Int1\_DataIn <= X"0000"; Bus\_Int1\_WE <= '1'; Temp\_Emu\_DL\_Start <= '0'; LD\_Emu\_DL\_Start <= '1'; NS <= S0;

when others =>

END case;

END PROCESS;

----State Sync

sync\_States: PROCESS

BEGIN

wait until clk'event and clk = '1';

IF rst = '0' THEN

CS 
$$\langle = S0;$$
  
CSA  $\langle = S0;$   
CSB  $\langle = S0;$   
CSC  $\langle = S0;$ 

CSab <= S0; CSbc <= S0; CSca <= S0;

else

CS	<= NS;
CSA	<= NSA;
CSB	<= NSB;
CSC	<= NSC;
CSab	<= NSab;
CSbc	<= NSbc;
CSca	<= NSca;

END if;

# END PROCESS;

----END State Sync

END Behavioral;